skip to main content
10.1145/1120725.1121027acmconferencesArticle/Chapter ViewAbstractPublication PagesaspdacConference Proceedingsconference-collections
Article

Instruction scheduling of VLIW architectures for balanced power consumption

Published: 18 January 2005 Publication History

Abstract

An instruction word in VLIW (very long instruction word) processors consists of a variable number of individual instructions. Therefore the power consumption variation over time significantly depends on the parallel instruction schedule generated by the compiler. Sharp power variations across time cause power supply noises, degrade chip reliability and accelerate battery exhaustion. This paper proposes a branch and bound algorithm for instruction scheduling of VLIW architectures that effectively minimizing power variation without degrading the speed. Our experimental results demonstrate the efficiency of our algorithm compared with previously presented approaches. Finally, a new rough sets based approach to the instruction-level VLIW power model for this instruction scheduling optimization problem is discussed.

References

[1]
H. Yun and J. Kim, "Power-aware modulo scheduling for high-performance VLIW processors," in Proc. Int. Symp. on Low Power Electronics and Design, Huntington Beach, California, USA., Aug. 2001, pp. 40--45.
[2]
H. Yang, G. R. Gao, and C. Leung, "On achieving balanced power consumption in software pipelined loops," in Proc. Int. Conf. on Compilers, Architecture, and Synthesis for Embedded Systems, Grenoble, France, Oct. 2002, pp. 210--217.
[3]
M. T. Lee, V. Tiwari, S. Malik, and M. Fujita, "Power analysis and minimization techniques for embedded DSP software," IEEE Trans. on Very Large Scale Integration Systems, vol. 5, no. 1, pp. 123--135, Mar. 1997.
[4]
C. Lee, J. K. Lee, T. T. Hwang, and S. C. Tsai, "Compiler optimization on VLIW instruction scheduling for low power," ACM Trans. on Design Automation of Electronic Systems, vol. 8, no. 2, pp. 252--268, Apr. 2003.
[5]
V. Tiwari, S. Malik, and A. Wolfe, "Power analysis of embedded software a first step toward software power minimization," IEEE Trans. on Very Large Scale Integration Systems, vol. 2, no. 4, pp. 437--445, Dec. 1994.
[6]
J. T. Russell and M. Jacone, "Software power estimation and optimisation for high performance, 32-bit embedded processors," in Proc. Int. Conf. on Computer Design, Oct. 1998, pp. 328--333.
[7]
C. Gebotys, "Power minimization derived from architectural-usage of VLIW processors," in Proc. Design Automation Conf., Los Angeles, USA, 2000, pp. 308--311.
[8]
N. Julien, J. Laurent, E. Senn, and E. Martin, "Power consumption modeling and characterization of the TI C6201," IEEE Micro, vol. 23, no. 5, pp. 40--49, Sep.-Oct. 2003.
[9]
A. Bona, M. Sami, D. Sciutos, C. Silvano, V. Zaccaria, and R. Zafalon, "Energy estimation and optimization of embedded VLIW processors based on instruction clustering," in Proc. Design Automation Conf., vol. 39, New Orleans, USA, 2002, pp. 886--891.
[10]
TMS320C6000 CPU and instruction set reference guide, Texas Instruments, Oct. 2000, reference Guide, SPRS088E.
[11]
Trimaran: An infrastructure for research in instruction-level parallelism. Hewlett Packard Laboratories, University of Illinois and Georgia Institute of Technology. {Online}. Available: http://www.trimaran.org
[12]
Z. Pawlak, Rough Sets: theoretical aspects of reasoning about data. Boston, MA: Kluwer Academic Publisher, 1991.
[13]
B. Liu, Theory and practice of uncertain programming. Heidelberg: Physica-Verlag, 2002.
[14]
G. Shafer, A Mathematical Theory of Evidence. Princeton: Princeton University press, 1976.
[15]
L. A. Zadeh, "Outline of a new approach to the analysis of complex systems and decision processes," IEEE Trans. Syst., Man, Cybern., vol. 3, pp. 28--44, Jan. 1973.

Cited By

View all
  • (2020)Evolutionary Algorithms for Instruction Scheduling, Operation Merging, and Register Allocation in VLIW CompilersJournal of Signal Processing Systems10.1007/s11265-019-01493-2Online publication date: 17-Jan-2020
  • (2008)A Rough Programming Approach to Power-Balanced Instruction Scheduling for VLIW Digital Signal ProcessorsIEEE Transactions on Signal Processing10.1109/TSP.2007.90900356:4(1698-1709)Online publication date: 1-Apr-2008

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation Conference
January 2005
1495 pages
ISBN:0780387376
DOI:10.1145/1120725
  • General Chair:
  • Ting-Ao Tang
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 18 January 2005

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Article

Conference

ASPDAC05
Sponsor:

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Upcoming Conference

ASPDAC '25

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 11 Jan 2025

Other Metrics

Citations

Cited By

View all
  • (2020)Evolutionary Algorithms for Instruction Scheduling, Operation Merging, and Register Allocation in VLIW CompilersJournal of Signal Processing Systems10.1007/s11265-019-01493-2Online publication date: 17-Jan-2020
  • (2008)A Rough Programming Approach to Power-Balanced Instruction Scheduling for VLIW Digital Signal ProcessorsIEEE Transactions on Signal Processing10.1109/TSP.2007.90900356:4(1698-1709)Online publication date: 1-Apr-2008

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media