Reconfigurable adaptive FEC system with interleaving

ABSTRACT

This paper proposes a reconfigurable adaptive FEC system with interleaving. For adaptive FEC schemes, we can implement an optimal RS decoder composed of minimum hardware units for any given error correction capability t. If the hardware units of the RS decoder can be reduced for any given t, we can embed as large deinterleaver as possible into the RS decoder for each t. Reconfiguring the RS decoder embedded with the expanded deinterleaver dynamically for each t allows us to decode larger interleaved codes which are more robust FEC codes to burst errors. Our reconfigurable adaptive FEC system with interleaving achieves better packet error rate and higher throughput than fixed hardware systems.

REFERENCES

• 1: Daji Qiao and Shin, K. G., "A two-step adaptive error recovery scheme for video transmission over wireless networks," Nineteenth Annual Joint Conference of the IEEE Computer and Communications Societies. Proceedings. IEEE INFOCOM 2000, Vol.3, pp.1698--1704, March 2000.
• 2: Sungrae Cho, Goulart A., Akyildiz I. F., and Jayant N., "An adaptive FEC with QoS provisioning for real-time traffic in LEO satellite networks," IEEE International Conference on Communications, ICC 2001, Vol.9, pp.2938 -- 2942, June 2001.
• 3: Ian F. Akyildiz , Inwhee Joe , Henry Driver , Yung-Lung Ho, An adaptive FEC scheme for data traffic in wireless ATM networks, IEEE/ACM Transactions on Networking (TON), v.9 n.4, p.419-426, August 2001 [doi>10.1109/90.944340]
• 4: Dilip V. Sarwate , Naresh R. Shanbhag, High-speed architectures for Reed-Solomon decoders, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.5, p.641-655, October 2001 [doi>10.1109/92.953498 ]
• 5: Kazunori Shimizu, Nozomu Togawa, Takeshi Ikenaga, Masao Yanagisawa, Satoshi Goto, and Tatsuo Ohtsuki, "A Reconfigurable Adaptive FEC System for Reliable Wireless Communications," Proc. IEEE Asia-Pacific Conf. on Circuits and Systems (APCCAS'2004).
• 6: H. M. Shao , I. S. Reed, On the VLSI Design of a Pipeline Reed-Solomon Decoder Using Systolic Arrays, IEEE Transactions on Computers, v.37 n.10, p.1273-1280, October 1988 [doi>10.1109/12.5988 ]
• 7: Keiichi Iwamura , Yasunori Dohi , Hideki Imai, A Design of Reed-Solomon Decoder with Systolic-Array Structure, IEEE Transactions on Computers, v.44 n.1, p.118-122, January 1995 [doi>10.1109/12.368005 ]
• 8: G. David Forney, JR, "Burst-Correcting Codes for the Classic Bursty Channel," IEEE Transactions on Communications Technology, Vol. COM-19, No.5, pp.772--781, Oct. 1971.
• 9: A. Chockalingam, M. Zorzi, and R. R. Rao, "Performance of TCP Reno on Wireless fading links with memory," Proc. IEEE ICC'98, vol. 2, pp. 595--600, June 1998.
• 10: Xilinx, Inc., Vertex--II Platform FPGA User Guide, UG002(v1.6.1), p.293, Aug, 2003.