skip to main content
10.1145/1120725.1121044acmconferencesArticle/Chapter ViewAbstractPublication PagesaspdacConference Proceedingsconference-collections
Article

An improved bit-plane and pass dual parallel architecture for coefficient bit modeling in JPEG2000

Published: 18 January 2005 Publication History

Abstract

Embedded block coding with optimized truncation (EBCOT) is a critical part in JPEG2000 systems. There are bit-plane and pass dual parallel methods that can speed up the encoding, but the acceleration is always companied with the complication of the circuit structure and the increase of the circuit resources. In this paper, we present an improved bit-plane and pass dual parallel architecture (IBPDP), which not only achieves a high encoding speed but also reduces the logic circuit requirement and the coding delay. Experimental results show that about 45% of the logic circuit is reduced and that the average fall of the delay per code-block is 10% compared with BPDP.

References

[1]
JPEG2000 Part 1 020719 (Final Publication Draft), ISO/TEC JTC1/SC29/WG1 N2678, July 2002.
[2]
K. Andra, C. Chakrabarti, and T. Acharya, "A high-performance JPEG2000 architecture," IEEE Trans. Circuits Syst. Video Techol, Vol.13, pp.209--218, March 2003.
[3]
C. J. Lian, K. F. Chen, H. H. Chen, and L. G. Chen, "Analysis and architecture design of block-coding engine for EBCOT in JPEG2000," IEEE Trans. Circuits Syst. Video Technol., vol.13, pp.219--230, March 2003.
[4]
J. S. Chiang, Y. S. Lin, and C. Y. Hsieh, "Efficient pass-parallel architecture for EBCOT in JPEG2000," IEEE Int. Symp. Circuits and systems, pp.773--776, May 2002.
[5]
Y. Li, R. E. Aly, M. A. Bayoumi, and S. A. Mashali, "Parallel high-Speed architecture for EBCOT in JPEG2000," Acoustics, Speech, and Signal Processing, 2003. Proceedings, vol.2, pp. 481--484, May 2003.
[6]
Hung-Chi Fang, Tu-Chih Wang, Chung-Jr Lian, Te-Hao Chang, and Liang-Gee Chen, "High speed memory efficient EBCOT architecture for JPEG2000," IEEE Int. Symp. Circuits and systems, vol.2, pp.736--739, May 2003.
[7]
Chao Xu, Yanju Han, and Yizhen Zhang, "Bit-Plane and pass dual parallel architecture for coefficient bit modeling in JPEG2000," Acoustics, Speech, and Signal Processing, 2003. Proceedings, pp.85--88, May 2004.

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation Conference
January 2005
1495 pages
ISBN:0780387376
DOI:10.1145/1120725
  • General Chair:
  • Ting-Ao Tang
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 18 January 2005

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Article

Conference

ASPDAC05
Sponsor:

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 146
    Total Downloads
  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 19 Feb 2025

Other Metrics

Citations

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media