FPGA based CPU instrumentation for hard real-time embedded system testing

Abstract

The addition of system instrumentation features have been sporadically incorporated into processor architectures over the last several decades. Particular emphasis areas of high performance, embedded and real-time computing are reviewed in terms of software and hardware measurements and approaches representing active research directions. A novel approach is described that may be readily used with recent advances in Field Programmable Gate Array technology using embedded processors. The approach and preliminary results are described using a Xilinx device with a MicroBlaze^TM 32 bit architecture. Some system level problems are outlined and examined.

References

1. {1} Kishon, A., P. Hudak and C. Consel. "Monitoring Semantics: A Formal Framework for Specifying, Implementing, and Reasoning about Execution Monitors", Proceedings of the ACM Sigplan '91 Conference on Programming Language Design and Implementation, Toronto. ACM, New York, New York, June 26-28, 1991. pp 338-352.
2. {2} Xu, M. Bodik, R. and Hill, M. "A 'Flight Data Recorder' for Enabling Full-system Multiprocessor Deterministic Replay", 30th International Symposium on Computer Architecture (ISCA 2003), 9-11 June 2003, San Diego, California, USA. IEEE Computer Society 2003, ISBN 0-7695-1945-8 pp. 122-135.
3. {3} Harelick, M. and Stoyen, A. "Concepts from Deadline Non-Intrusive Monitoring", 24th IFIP Workshop on Real-Time Programming, Saarland, Germany, May 1999.
4. {4} Carpenter, R., "Performance Measurement Instrumentation at NBS", Proceedings of the Workshop on Instrumentation for Future Parallel Computing Systems, Sante Fe, New Mexico. ACM Press, New York, New York. May 1989. pp. 159-184.
5. {5} Lemon, L. M., "Hardware system for developing and validating software", Proceedings of the 13th Asilomar Conference on Circuits, Systems and Computers. Pacific Grove, CA, November 1979. IEEE Piscataway, N.J. pp. 455-459.
6. {6} Cannon, W.J., M. T. Michael, and D. D. Beeson, "Real Time, Non-Intrusive Instrumentation of Reduced Instruction Set Computer (RISC) Microprocessors", Proceedings of the National Aerospace and Electronics Conference (NAECON). Dayton, OH. IEEE Piscataway, N.J. May 1992. pp. 550-557.
7. {7} Shobaki, M.E. and Lindh, L., "A Hardware and Software Monitor for High-Level System-on-Chip Verification," in International Symposium on Quality Electronic Design (ISQED), March 2001 pp. 56-61.
8. {8} LeBlanc, T.J. and J.M. Mellor-Crummey, "Debugging Parallel Programs with Instant Replay," in IEEE Transactions on Computers, Vol. C-36, No. 4, Apr. 1987 pp. 78-86.
9. {9} Thane, H., Sundmark, D., Huselius, J. and Pettersson, A., "Replay Debugging of Real-Time Systems using Time Machines", International Parallel and Distributed Processing Symposium (IPDPS '03), IEEE Piscataway, N.J., April 2003, pp. 288-295.
10. {10} Ronsse, M. et. al. "Record/Replay for Nondeterminstic Program Executions", Communications of the ACM, V46 #9, September 2003, pp. 62-67.
11. {11} Telles, Matt, and Y. Hsieh, 2001 The Science of DEBUGGING, Coriolis, Scottsdale, AZ.
12. {12} Sha, L. "Dependable System Upgrade", Proceedings of the IEEE Real-Time Systems Symposium, December 02-04, 1998 pp. 440-449.
13. {13} Spencer Isaacson, Doran Wilde: "The Task-Resource Matrix: Control for a Distributed Reconfigurable Multi-Processor Hardware" RTOS. ERSA 2004: pp. 130-136.
14. {14} O'Keeffe, H. "IEEE-ISTO-1999, the Nexus 5001 Forum Standard," in IEEE-ISTO Forum, (January 2000).

Index Terms

• Computer systems organization

  • Embedded and cyber-physical systems

  • Real-time systems

• Hardware

  • Very large scale integration design

    • Application-specific VLSI designs

• Software and its engineering

  • Software creation and management

    • Software verification and validation

      • Software defect analysis

        • Software testing and debugging