Design approaches for hybrid CMOS/molecular memory based on experimental device data

ABSTRACT

In recent years many advances have been made in the development of molecular scale devices. Experimental data shows that these devices have potential for use in both memory and logic. This paper describes the challenges faced in building crossbar array based molecular memory, and develops a methodology to optimize molecular scale architectures based on experimental device data taken at room temperature. In particular, we discuss reading and writing such memory using CMOS and compiling a solution for easily reading device conductivity states (typically characterized by very small currents). Additionally, a metric is derived to determine the voltages for writing to the crossbar array. Simulation results, incorporating experimental device data, are presented using Cadence Spectre.

REFERENCES

• 1: Y. Chen, G. Jung, D. A. A. Ohlberg, X. Li, D. R. Stewart, J. O. Jeppesen, K. A. Nielsen, J. F. Stoddart, and R. S. Williams. Nanoscale molecular-switch crossbar circuits. Nanotechnology, 14:462--468, 2000.
• 2: C. P. Collier, G. Mattersteig, E. W. Wong, Y. Luo, K. Beverly, J. Sampaio, F. M. Raymo, J. F. Stoddart, and J. R. Heath. A {2}catenane-based solid state electronically reconfigurable switch. Science, 289:1172--1175, August 2000.
• 3: Z. J. Donhauser, B. A. Mantooth, K. F. Kelly, L. A. Bumm, J. D. Monnell, J. J. Stapleton, D. W. Price, A. M. Rawlett, D. L. Allara, J. M. Tour, and P. S. Weiss. Conductance switching in single molecules through conformational changes. Science, 292(5525):2303--2307, June 2001.
• 4: F.-R. F. Fan, J. Yang, L. Cai, D. W. Price, S. M. Dirk, D. V. Kosynkin, Y. Yao, A. M. Rawlett, J. M. Tour, and A. J. Bard. Charge transport through self-assembled monolayers of compounds of interest in molecular electronics. J. Amer. Chem. Soc., 124(19):5550--5560, 2002.
• 5: D. Goldhaber-Gordon, M. S. Montemerlo, J. C. Love, G. J. Opiteck, and J. C. Ellenbogen. Overview of nanoelectronic devices. Proc. IEEE, 85(4):521--540, April 1997.
• 6: I. Kratochvilova, M. Kocirik, A. Zambova, J. Mbindyo, T. E. Mallouk, and T. S. Mayer. Room temperature negative differential resistance in molecular nanowires. J. Mater. Chem., 12(10):2927--2930, 2002.
• 7: J. G. Kushmerick, C. M. Whitaker, S. K. Pollack, T. L. Schull, and R. Shashidhar. Tuning current rectification across molecular junctions. Nanotechnology, 15(7):S489--S493, July 2004.
• 8: P. A. Lewis, C. E. Inman, Y. Yao, J. M. Tour, J. E. Hutchinson, and P. S. Weiss. Mediating stochastic switching of single molecules using chemical functionality. J. Amer. Chem. Soc., 126(39):12214--12215, 2004.
• 9: C. Li, D. Zhang, X. Liu, S. Han, T. Tang, C. Zhou, W. Fan, J. Koehne, J. Han, M. Meyyappan, A. M. Rawlett, D. W. Price, and J. M. Tour. Fabrication approach for molecular memory arrays. Appl. Phys. Lett., 82(4):645--647, January 2003.
• 10: Y. Luo, C. P. Collier, J. O. Jeppesen, K. A. Nielson, E. Delonno, G. Ho, J. Perkins, H. Tseng, T. Yamamoto, J. F. Stoddart, and J. R. Heath. Two-dimensional molecular electronics circuits. ChemPhysChem, 3(6):519--525, June 2002.
• 11: N. Majumdar, N. Gergel, D. Routenberg, J. C. Bean, L. R. Harriott, B. Li, L. Pu, Y. Yao, and J. M. Tour. Nanowell device for the electrical characterization of metal-molecule-metal junctions. J. Vac. Sci. Technol. B, 23(4):1417--1421, July 2005.
• 12: N. Majumdar et al. Journal of Electronic Materials. accepted September 2005.
• 13: Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
• 14: M. A. Reed. Molecular-scale electronics. Proc. IEEE, 87(4):652--658, April 1999.
• 15: M. A. Reed, J. Chen, A. M. Rawlett, D. W. Price, and J. M. Tour. Molecular random access memory cell. Appl. Phys. Lett., 78(23):3735--3737, June 2001.
• 16: Garrett S. Rose , Matthew M. Ziegler , Mircea R. Stan, Large-signal two-terminal device model for nanoelectronic circuit analysis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.11, p.1201-1208, November 2004 [doi>10.1109/TVLSI.2004.836291]
• 17: C. Zhou, M. R. Deshpande, M. A. Reed, L. Jones II, and J. M. Tour. Nanoscale metal/self-assembled monolayer/metal heterostructures. Appl. Phys. Lett., 71(5):611, November 1997.
• 18: M. M. Ziegler and M. R. Stan. Design and analysis of crossbar circuits for molecular nanoelectronics. In Proceedings IEEE Conference on Nanotechnology, pages 323--327, August 2002.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Advanced technologies

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration); Memory technologies

General Terms:
Design, Experimentation