Measurement and characterization of pattern dependent process variations of interconnect resistance, capacitance and inductance in nanometer technologies

ABSTRACT

Process variations have become a serious concern for nanometer technologies. The interconnect and device variations include inter-and intra-die variations of geometries, as well as process and electrical parameters. In this paper, pattern (i.e. density, width and space) dependent interconnect thickness and width variations are studied based on a well-designed test chip in a 90 nm technology. The parasitic resistance and capacitance variations due to the process variations are investigated, and process-variation-aware extraction techniques are proposed. In the test chip, electrical and physical measurements show strong metal thickness and width variations mainly due to chemical mechanical polishing (CMP) in nanometer technologies. The loop inductance dependence of return patterns is also validated in the test chip. The proposed new characterization methods extract interconnect RC variations as a function of metal density, width and space. Simulation results show excellent agreement between on-wafer measurements and extractions of various RC structures, including a set of metal loaded/unloaded ring oscillators in a complex wiring environment.

REFERENCES

• 1: L. Scheffer, S. Nassif, A. Strojwas, B. Koenemann, and NS, "Design for manufacturing at 65 nm and below," IEEE 42nd Design Automation Conference, Tutorial 5, Anaheim, CA, June 2005.
• 2: Nagaraj NS , Tom Bonifield , Abha Singh , Clive Bittlestone , Usha Narasimha , Viet Le , Anthony Hill, BEOL variability and impact on RC extraction, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA [doi>10.1145/1065579.1065778]
• 3: David Blaauw , Kaviraj Chopra, CAD tools for variation tolerance, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA [doi>10.1145/1065579.1065782]
• 4: K. Bowman, S. Duvall, and J. Meindl, "Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration," IEEE Journal of solid-state circuits, Vol. 37, No. 2, Feb. 2002.
• 5: V. Mehrotra and D. Boning, "Technology scaling impact of variation on clock skew and interconnect delay," International Interconnect Technology Conference, San Francisco, CA, June 2001.
• 6: D. Boning, "Pattern dependent characterization of copper interconnect," Tutorial, International Conference on Microelectronic Test Structures, Monterey, CA, March, 2003.
• 7: B. Stine et al, "Rapid characterization and modeling of pattern-dependent variation in chemical-mechanical polishing," IEEE Trans. on Semi-conductor manufacturing, Vol. 11, No. 1, Feb. 1998.
• 8: Vikas Mehrotra , Shiou Lin Sam , Duane Boning , Anantha Chandrakasan , Rakesh Vallishayee , Sani Nassif, A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance, Proceedings of the 37th conference on Design automation, p.172-175, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337370]
• 9: T. Tugbawa, T. Park, D. Boning, T. Pan, P. Li, S. Hymes, T. Brown, and L. Camilletti, "A mathematical model of pattern dependencies in Cu CMP processes," CMP Symposium, Electrochemical Society Meeting, Honolulu, HA, Oct. 1999.
• 10: X. Qi, S. Lo, Y. Luo, A. Gyure, M. Shahram, and K. Singhal, "Simulation and analysis of inductive impact on VLSI interconnects in the presence of process variations," IEEE Custom Integrated Circuit Conference, San Jose, CA, Sept. 2005.

INDEX TERMS

Primary Classification:
  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING
      Subjects: Computer-aided design (CAD)

General Terms:
Algorithms

Keywords:
VLSI interconnects, extraction, measurement, process variations