| A 0.13μm CMOS 10 Gb/s current-mode class AB serial link transmitter with low supply voltage sensitivity |
| Full text |
Pdf
(155 KB)
|
| Source
|
Great Lakes Symposium on VLSI
archive
Proceedings of the 16th ACM Great Lakes symposium on VLSI
table of contents
Philadelphia, PA, USA
SESSION: RF and data communication circuits
table of contents
Pages: 63 - 66
Year of Publication: 2006
ISBN:1-59593-347-6
|
|
Authors
|
|
Minghai Li
|
Ryerson University, Toronto, Ontario, Canada
|
|
Fei Yuan
|
Ryerson University, Toronto, Ontario, Canada
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 2, Downloads (12 Months): 19, Citation Count: 0
|
|
|
ABSTRACT
This paper presents a new current-mode class AB transmitter with a low supply voltage sensitivity for 10 Gb/s serial links. The sensitivity of the output current to supply voltage fluctuation is achieved by operating the system in a rail-to-rail swing mode. A high speed is achieved from current-domain multiplexing and the inductive shunt peaking with active inductors. The fully differential configuration of the transmitter minimizes the effect of both common-mode disturbances and electro-magnetic interference exerted from the channels to neighboring devices. The full push-pull operation of the driver minimizes the static power consumption of the transmitter. The proposed transmitter is implemented in a 1.2V 0.13μm CMOS technology and analyzed using Spectre from Cadence Design Systems with BSIM3v3 device models. Simulation results demonstrate that the transmitter conveys a sufficiently large differential output current that is insensitive to supply voltage fluctuation at 10 Gb/s.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
C. Yang, R. Farjad-Rad, and M. Horowitz, "A 0.5μm CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling," IEEEJ. Solid-State Circuits, vol. 33, No.5, pp. 713--722, May 1998.
|
| |
2
|
C. Yang and M. Horowitz, "A 0.8μm CMOS 2.5 Gb/s oversampling receiver and transmitter for serial links," IEEE J. Solid-State Circuits, vol. 31, No. 12, pp. 2015--2023, Dec. 1996.
|
| |
3
|
R. Farjad-Rad, C. Yang, and M. Horowitz, "A 0.3μm CMOS 8-Gb/s 4-PAM serial link transceiver," IEEE J. of Solid-State Circuits, vol. 35, No. 5, pp. 757--764, May 2000.
|
| |
4
|
M. Lee, W. Dally, and P. Chiang, "Low-power area-efficient high-speed I/O circuit techniques," IEEE J. of Solid-State Circuits, vol. 35, No. 11, pp. 1591--1599, Nov. 2000.
|
| |
5
|
A. Boni, A. Pierazzi, and D. Vecchi, "LVDS I/O interface for Gb/s per pin operation in 0.35μm CMOS" IEEE J. Solid-State Circuits, vol. 36, No. 4, pp. 706--711, April 2001.
|
| |
6
|
|
| |
7
|
S. Mohan, M. Hershenson, S. Boyd, and T. Lee, "Bandwidth extension in CMOS with optimized on-chip inductors," IEEE J. of Solid-State Circuits, vol. 35, No. 3, pp. 346--355, March 2000.
|
|