Efficient modeling of integrated narrow-band low noise amplifiers for design space exploration

ABSTRACT

In this paper, we present an analytical model for fully integrated CMOS narrow-band low noise amplifiers (LNA) that enables rapid design space exploration during the synthesis process. The analytical model captures the impact of parasitics on passive components and devices to accurately predict both impedance matching and noise figure. Our results indicate that the model provides on average 39.8% better accuracy in noise figure than several current analytical modeling techniques with five orders of magnitude improvement in simulation time when compared with a circuit-level simulator. Given its speed and accuracy, our LNA model is well-suited for design space exploration.

REFERENCES

• 1: B. D. Smedt and G. Gielen. WATSON: Design Space Boundary Exploration and Model Generation for Analog and RFIC Design. IEEE Transactions on CAD, Feb. 2003.
• 2: A. Nieuwoudt , Y. Massoud, Robust automated synthesis methodology for integrated spiral inductors with variability, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.502-507, November 06-10, 2005, San Jose, CA
• 3: Domine Leenaerts , Georges Gielen , Rob A. Rutenbar, CAD solutions and outstanding challenges for mixed-signal and RFIC design, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
• 4: D. Shaeffer and T. Lee. A 1.5-V, 1.5-Ghz CMOS Low Noise Amplifier. IEEE Journal of Solid-State Circuits, May 1997.
• 5: J.-S. Goo, et. al. A Noise Optimization Technique of Integrated Low-Noise Amplifiers. IEEE JSSC, Aug. 2002.
• 6: J. Chen and B. Shi. Impact of Intrinsic Channel Resistance on Noise Performance of CMOS LNA. IEEE Electron Device Letters, Jan. 2002.
• 7: T.-K. Nguyen, et. al. CMOS Low-Noise Amplifier Design Optimization Techniques. IEEE JSSC, Aug. 2002.
• 8: V. Govind, at. al. Design of Integrated Low Noise Amplifiers (LNA) Using Embedded Passives in Organic Substrates. IEEE Transactions on Advanced Packaging, Feb. 2004.
• 9: H.-W. Chiu, S.-S. Lu, and Y.-S. Lin. A 2.17-dB NF 5-GHz-Band Monolithic CMOS LNA with 10-mW DC Power Consumption. IEEE Transactions on MTT, Mar. 2005.
• 10: H.-Y. Tsui and J. Lau. SPICE Simulation and Tradeoffs of CMOS LNA Performance with Source-Degeneration Inductor. IEEE Transactions on CAS - II, Jan. 2000.
• 11: Arthur Nieuwoudt , Yehia Massoud, Multi-level approach for integrated spiral inductor optimization, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA [doi>10.1145/1065579.1065749]
• 12: Cadence design systems. SpectreRF product documentation version 5.0, 2005.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids

Additional Classification:
  D. Software
  D.2 SOFTWARE ENGINEERING
      D.2.8 Metrics
          Subjects: Performance measures; Complexity measures

General Terms:
Algorithms, Design

Keywords:
low noise amplifier, narrow-band, noise figure