A non-orthogonal clock distribution network and its performance evaluation in presence of process variations and inductive effects

ABSTRACT

The evolution of VLSI chips towards larger die size, smaller feature size and faster clock speed makes the clock distribution an increasingly important issue. In this paper, we propose a new clock distribution network (CDN), namely Variant X-Tree, based on the idea of X-Architecture proposed recently for efficient wiring within VLSI chips. The Variant X-Tree CDN keeps the nice properties of equal-clock-path and symmetric structure of the typical H-tree CDN, but results in both a lower maximal clock delay and a lower clock skew than its H-tree counterpart, as verified by an extensive simulation study that incorporates simultaneously the effects of process variations and on-chip inductance.

REFERENCES

• 1: http://www.eas.asu.edu/~ptm/.
• 2: http://www.xinitiative.org/.
• 3: Morteza Afghahi , Christer Svensson, Performance of Synchronous and Asynchronous Schemes for VLSI Systems, IEEE Transactions on Computers, v.41 n.7, p.858-872, July 1992 [doi>10.1109/12.256454 ]
• 4: K. Banerjee and A. Mehrotra. Analysis of on-chip inductance effects for distributed rlc interconnects. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(8):904--915, August 2002.
• 5: K. Bowman, S. Duvall, and J. Meindl. Impact of die-to-die and within-die parameter fluctuations on themaximum clock frequency distribution for gigascale integration. IEEE Journal of Solid-State Circuits, 37(2):183--190, February 2002.
• 6: H. Chang and S. S. Sapatnekar. Statistical timing analysis under spatial correlations. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(9):1467--1482, September 2005.
• 7: S. G. Duvall. Statistical circuit modeling and optimization. In The 5th Intl. Workshop on Statistical Metrology, pages 56--63, 2000.
• 8: L. Dworsky. Modern Transmission Line Theory and Application. Wiley, New York, 1979.
• 9: E. G. Friedman. Clock distribution networks in synchronous digital integrated circuits. Proc. of IEEE, 89(5):665--692, May 2001.
• 10: Yehea I. Ismail , Eby G. Friedman , Jose L. Neves, Exploiting the on-chip inductance in high-speed clock distribution networks, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.6, p.963-973, 12/1/2001 [doi>10.1109/92.974910 ]
• 11: Xiaohong Jiang , Susumu Horiguchi, Optimization of Wafer Scale H-Tree Clock Distribution Network Based on a New Statistical Skew Model, Proceedings of the 15th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.96-104, October 25-27, 2000
• 12: Xiaohong Jiang , Susumu Horiguchi, Statistical skew modeling for general clock distribution networks in presence of process variations, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.5, p.704-717, October 2001 [doi>10.1109/92.953503 ]
• 13: Cheng-Kok Koh , Patrick H. Madden, Manhattan or non-Manhattan?: a study of alternative VLSI routing architectures, Proceedings of the 10th Great Lakes symposium on VLSI, p.47-52, March 02-04, 2000, Chicago, Illinois, United States [doi>10.1145/330855.330961]
• 14: Ying Liu , Sani R. Nassif , Lawrence T. Pileggi , Andrzej J. Strojwas, Impact of interconnect variations on the clock skew of a gigahertz microprocessor, Proceedings of the 37th conference on Design automation, p.168-171, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337365]
• 15: J. Pitman. Probability. Springer, New York, 1993.
• 16: X. Qi, G. Wang, Z. Yu, R. Dutton, T. Young, and N. Chang. On-chip inductance modeling and rlc extraction of vlsi interconnects for circuit simulation. In Proceedings of the IEEE Custom Integrated Circuits Conference, 2000., pages 487 -- 490, 2000.
• 17: S.-P. Sim, S. Krishnan, D. Petranovic, N. Arora, and C. Kwyro Lee~Yang. A unified rlc model for high-speed on-chip interconnects. IEEE Transactions on Electron Devices, 50(6):1501--1510, June 2003.
• 18: Steven L. Teig, The X architecture: not your father's diagonal wiring, Proceedings of the 2002 international workshop on System-level interconnect prediction, April 06-07, 2002, San Diego, California, USA [doi>10.1145/505348.505355]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.m Miscellaneous

General Terms:
Design

Keywords:
H-Tree, X Architecture, clock distribution network, performance evluation, variant X-Tree