ACM Home Page
Please provide us with feedback. Feedback
Dynamic voltage scaling for multitasking real-time systems with uncertain execution time
Full text PdfPdf (168 KB)
Source Great Lakes Symposium on VLSI archive
Proceedings of the 16th ACM Great Lakes symposium on VLSI table of contents
Philadelphia, PA, USA
SESSION: System & architectural-level power optimization table of contents
Pages: 392 - 397  
Year of Publication: 2006
ISBN:1-59593-347-6
Authors
Changjiu Xian  Purdue University, West Lafayette, IN
Yung-Hsiang Lu  Purdue University, West Lafayette, IN
Sponsors
ACM: Association for Computing Machinery
SIGDA: ACM Special Interest Group on Design Automation
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 2,   Downloads (12 Months): 51,   Citation Count: 2
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
Save this Article to a Binder    Display Formats: BibTex  EndNote ACM Ref   
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1127908.1127998
What is a DOI?

ABSTRACT

Dynamic voltage scaling (DVS) for real-time systems has been extensively studied to save energy. Previous studies consider the probabilistic distributions of tasks' execution time to assist DVS in task scheduling. These studies use probability information for intra-task frequency scheduling but do not sufficiently explore the opportunities for inter-task scheduling to save more energy. This paper presents a new approach to integrate intra-task and inter-task frequency scheduling for better energy savings in hard real-time systems with uncertain task execution time. Our approach has two steps: (a) We calculate statistically optimal frequency schedules for multiple periodic tasks using earliest deadline first (EDF) scheduling for processors that can change frequencies continuously. (b) For processors with a limited range of discrete frequencies, we further present a heuristic algorithm to construct frequency schedules. Our evaluation shows that our approach saves up to 23% more energy than existing solutions.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
2
 
3
Intel XScale Microarchitecture. (http://developer.intel.com/design/xscale).
4
 
5
J. L. W. V. Jensen. Sur Les Fonctions Convexes Et Les Inegalites Entre Les Valeurs Moyennes. Acta Math, 30:175--193, 1906.
6
 
7
J. R. Lorch and A. J. Smith. Improving Dynamic Voltage Scaling Algorithms with PACE. In the 2001 ACM SIGMETRICS, pages 50--61, June 2001.
8
9
10
11
12


Collaborative Colleagues:
Changjiu Xian: colleagues
Yung-Hsiang Lu: colleagues