Leakage current starved domino logic

ABSTRACT

A new circuit technique based on a single PMOS sleep transistor and a dual threshold voltage CMOS technology is proposed in this paper for simultaneously reducing subthreshold and gate oxide leakage currents in idle domino logic circuits. In the sleep mode, the output inverter and keeper transistor of a domino gate are disconnected from the power supply by turning off a high threshold voltage sleep switch. The dynamic and output nodes are discharged by the initially high subthreshold and gate oxide leakage currents produced by the NMOS transistors in the pull-down network, output inverter, and fan-out gates. After the node voltages settle, the circuit is placed into a low subthreshold and gate oxide leakage state. The effectiveness of the circuit technique for suppressing leakage current is verified under significant fluctuations of channel length, gate oxide thickness, and channel doping concentration due to process variations. The proposed circuit technique lowers the total leakage power by 67.7% to 98.8% as compared to standard dual threshold voltage domino logic circuits. Similarly, an 11.7% to 84.1% reduction in total leakage power is observed as compared to a previously published sleep switch scheme in a 45nm CMOS technology.

REFERENCES

• 1: S. Shigematsu, S. Mutoh, Y. Matsuya, and J. Yamada, "A 1V High-speed MTCMOS Circuit Scheme for Power-down Applications," Proceedings of the IEEE International Symposium on VLSI Circuits, pp. 125--126, June 1995.
• 2: J. T. Kao and A. P. Chandrakasan, "Dual-threshold Voltage Techniques for Low-Power Digital Circuits," IEEE Journal of Solid-State Circuits, Vol. 35, No. 7, pp. 1009--1018, July 2000.
• 3: J. Kao, "Dual Threshold Voltage Domino Logic," Proceedings of the European Solid-State Circuits Conference, pp. 118--121, September 1999.
• 4: Mohamed W. Allam , Mohab H. Anis , Mohamed I. Elmasry, High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies, Proceedings of the 2000 international symposium on Low power electronics and design, p.155-160, July 25-27, 2000, Rapallo, Italy [doi>10.1145/344166.344562]
• 5: S. Heo and K. Asanovic, "Leakage-Biased Dynamic Fine-Grain Leakage Reduction," Proceedings of the IEEE International Symposium on VLSI Circuits, pp. 316--319, June 2002.
• 6: Volkan Kursun , Eby G. Friedman, Node Voltage Dependent Subthreshold Leakage Current Characteristics of Dynamic Circuits, Proceedings of the 5th International Symposium on Quality Electronic Design, p.104-109, March 22-24, 2004
• 7: H. Sasaki, M. Ono, T. Yoshitomi, T. Ohguro, S. Nakamura, M. Saito, and H. Iwai, "1.5 nm Direct-Tunneling Gate Oxide Si MOSFETs," IEEE Transactions on Electron Devices, Vol. 43, No. 8, pp. 1233--1242, August 1996.
• 8: Berkeley Predictive Technology Model (BPTM), http://www.device.eecs .berkeley.edu/~ptm/download.html.
• 9: Volkan Kursun , Eby G. Friedman, Sleep switch dual threshold voltage domino logic with reduced standby leakage current, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.5, p.485-496, May 2004 [doi>10.1109/TVLSI.2004.826198]
• 10: Ge Yang , Zhongda Wang , Sung-Mo Kang, Leakage-Proof Domino Circuit Design for Deep Sub-100nm Technologies, Proceedings of the 17th International Conference on VLSI Design, p.222, January 05-09, 2004
• 11: Z. Liu and V. Kursun, "Domino Logic Circuit Techniques for Suppressing Subthreshold and Gate Oxide Leakage," United States Patent Pending.
• 12: Z. Liu and V. Kursun, "Shifted Leakage Power Characteristics of Dynamic Circuits Due to Gate Oxide Tunneling," Proceedings of the IEEE International Systems on Chip (SOC) Conference, pp. 151--154, September 2005.
• 13: Xinghai Tang , Vivek K. De , James D. Meindl, Intrinsic MOSFET parameter fluctuations due to random dopant placement, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.369-376, Dec. 1997 [doi>10.1109/92.645063 ]
• 14: Ashish Srivastava , Robert Bai , David Blaauw , Dennis Sylvester, Modeling and analysis of leakage power considering within-die process variations, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA [doi>10.1145/566408.566426]
• 15: K. Schuegraf and C. Hu, "Hole injection SiO2 breakdown model for very low voltage lifetime extrapolation," IEEE Transactions on Electron Devices, Vol. 41, pp. 761--767, May 1994.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Advanced technologies

General Terms:
Design, Performance

Keywords:
domino logic, dual threshold voltage, gate oxide tunneling, sleep mode, subthreshold leakage current