REPLICA2Pro: task relocation by bitstream manipulation in virtex-II/Pro FPGAs

ABSTRACT

One vision of dynamic hardware reconfiguration is to deliver virtually unlimited hardware resources to a set of hardware tasks implementing arbitrary functions. By using partial reconfiguration, these tasks can be allocated and de-allocated on the reconfigurable architecture while others continue to operate. However, the exact placement of each task can only be determined during runtime according to the current resource allocation. This requires relocating each task from its original position after place and route to an area of available resources. The process of relocating tasks can result in a major time overhead. In order to solve this problem we have developed the REPLICA2Pro (Relocation per online Configuration Alteration in Virtex-2/-Pro) filter, which is capable of performing task relocations by manipulating the task's bitstream during the regular allocation process without any extra time overhead. The filter architecture, our reconfigurable system approach as well as our design flow and an experimental system setup are presented in this paper.

REFERENCES

• 1: H. Kalte, M. Porrmann, and U. Ruckert. System-on-programmable-chip approach enabling online fine-grained 1D-placement. In Proceedings of the 11th Reconfigurable Architectures Workshop (RAW 2004), Santa Fé, New Mexico, 2004.
• 2: M. Ullmann, M. Hübner, B. Grimm, and J. Becker. An fpga run-time system for dynamical on-demand reconfiguration. In Proc. of the 18th International Parallel and Distributed Processing Symposium, 2004.
• 3: Christophe Bobda , Mateusz Majer , Ali Ahmadinia , Thomas Haller , Andre Linarth , Jurgen Teich , Jan van der Veen, The Erlangen Slot Machine: A Highly Flexible FPGA-Based Reconfigurable Platform, Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05), p.319-320, April 18-20, 2005 [doi>10.1109/FCCM.2005.63]
• 4: H. Kalte, G. Lee, M. Porrmann, U. Rückert: Study on Column Wise Design Compaction for Reconfigurable Systems. In: Proceedings of the IEEE International Conference on Field Programmable Technology (FPT), Brisbane, Australia, December 6-8, 2004.
• 5: E. Horta, J. W. Lockwood. PARBIT: A tool to transform Bitfiles to Implement Partial Reconfiguration of Field Programmable Gate Arrays (FPGAs). Tech. Rep. WUCS-01-13, Washington University, July 2001.
• 6: Katherine Compton , Zhiyuan Li , James Cooley , Stephen Knol , Scott Hauck, Configuration relocation and defragmentation for run-time reconfigurable computing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.3, p.209-220, June 2002 [doi>10.1109/TVLSI.2002.1043324 ]
• 7: H. Kalte, G. Lee, M. Porrmann, U. Ruckert: REPLICA: A Bitstream Manipulation Filter for Module Relocation in Partial Reconfigurable Systems. In Proc. of the 12th Reconfigurable Architectures Workshop (RAW), Denver, Colorado, USA, April 2005.
• 8: Xilinx Inc.: Xilinx Virtex-II Pro and Xilinx Virtex-II Pro X FPGA user guide, 2005. URL: http://www.xilinx.xom
• 9: Xilinx Application Notes 290: Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations, 2002, http://www.xilinx.com.
• 10: H. Kalte, M. Porrmann and U. Rückert: A Prototyping Platform for Dynamically Reconfigurable System on Chip Designs. In Proceedings of the IEEE Workshop Heterogeneous reconfigurable Systems on Chip (SoC), Hamburg, Germany, 2002.
• 11: M. Köster, H. Kalte, M. Porrmann: Task Placement for Heterogeneous Reconfigurable Architectures. In: Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT), Singapore, December 11-14, 2005. (Accepted for publication)
• 12: OpenCores: http://www.OpenCores.org

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.0 GENERAL
      Subjects: System architectures

General Terms:
Design, Management

Keywords:
FPGA, bitstream manipulation, reconfigurable computing, task relocation