Automated conversion from a LUT-based FPGA to a LUT-based MPGA with fast turnaround time

ABSTRACT

Mask Programmable Gate Arrays (MPGAs) see a growing importance because of the increase of design cost and turnaround times in ultra-deep submicron technologies which mostly impact ASICs. Several design methodologies have been proposed in recent years for converting an evaluated Field-Programmable Gate-Array (FPGA) prototype-design into an MPGA. An automatic conversion flow is essential to success. In this paper, we present a conversion flow for a Look-up Table-based (LUT-based) MPGA without applying re-synthesis but preserving the gate-level netlist and reusing the placement. The resulting flow has a special routing tool and buffer insertion algorithm for timing integrity. The experimental investigations use a commercial FPGA and industrial benchmarks.

REFERENCES

• 1: Virtex-II Pro#8482; Platform FPGA Handbook. Xilinx Inc., San Jose, CA, 2002.
• 2: Rapidchip technology fast custom through platform-based design. White Paper, 2004.
• 3: HardCopy Series Handbook. Altera Inc., San Jose, CA, 2005.
• 4: Charles Alpert , Anirudh Devgan, Wire segmenting for improved buffer insertion, Proceedings of the 34th annual conference on Design automation, p.588-593, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266291]
• 5: Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999
• 6: Carl Ebeling , Larry McMurchie , Scott A. Hauck , Steven Burns, Placement and routing tools for the Triptych FPGA, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.4, p.473-482, Dec. 1995 [doi>10.1109/92.475966 ]
• 7: J. M. Green and H. Klar. CMOS gate array architecture for digital signal processing applications. IEEE Journal of Solid State Circuits, 31(3):410--418, March 1996.
• 8: Sunil P. Khatri , Amit Mehrotra , Robert K. Brayton , Ralf H. J. M. Otten , Alberto Sangiovanni-Vincentelli, A novel VLSI layout fabric for deep sub-micron applications, Proceedings of the 36th ACM/IEEE conference on Design automation, p.491-496, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309985]
• 9: Guy Lemieux , David Lewis, Design of Interconnection Networks for Programmable Logic, Kluwer Academic Publishers, Norwell, MA, 2004
• 10: A. Levinthal and R. Herveille. FlexASIC structured array: A solution to the DSM challenge. DesignCon 2005, February 2005.
• 11: M. Okabe and et al. A 400k-transistor cmos sea-of-gate array with continuos track allocation. IEEE Journal of Solid State Circuits, pages 1280--1286, October 1989.
• 12: Takumi Okamoto , Tsutomu Kimoto , Naotaka Maeda, Design methodology and tools for NEC electronics' structured ASIC ISSP, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA [doi>10.1145/981066.981086]
• 13: M. Santarini. Structured ASIC deserve serius attention at 90nm. EDN Magazine, pages 69--74, July 2005.
• 14: Sachin Sapatnekar, Timing, Springer-Verlag New York, Inc., Secaucus, NJ, 2004
• 15: D. D. Sherlekar, O. Siguenza, and H. Yang. Maximize design flexibility with fast turnaround time while minimizing design cost with metal programmable libraries. IP Based Design 2003 Conference, November 2003.
• 16: L. P. P. P. van Ginneken. Buffer placement in distributed RC-tree networks for minimal Elmore delay. International Symposium on Circuits and Systems, pages 865--868, May 1990.
• 17: Tianpei Zhang , Sachin S. Sapatnekar, Buffering global interconnects in structured ASIC design, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China [doi>10.1145/1120725.1120735]