Energy-efficient FPGA interconnect design
Abstract
References
Recommendations
Energy efficient joint scheduling and multi-core interconnect design
ASPDAC '10: Proceedings of the 2010 Asia and South Pacific Design Automation ConferenceEnergy efficient and high performance interconnect is critical for multi-core architecture. Interconnect with power saving segmented buses satisfies the tight latency and high volumn data transfer needs of applications with large embeded pallelism. This ...
Low energy FPGA interconnect design
FPGA '04: Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arraysFPGAs are not energy efficient largely due to their programmable, capacitively loaded interconnect. We propose a new low energy FPGA interconnect architecture that is based on low energy switch blocks using Dynamic Threshold CMOS (DTMOS) based switches ...
Low energy FPGA interconnect design
GLSVLSI '04: Proceedings of the 14th ACM Great Lakes symposium on VLSIWe propose a new low energy FPGA interconnect fabric that is based on low energy switch blocks using Dynamic Threshold CMOS (DTMOS) based switches and an encoded-low swing (EL) technique. The presented case study illustrates that the encoded-low swing ...
Comments
Information & Contributors
Information
Published In
Sponsors
- EDAA: European Design Automation Association
- The EDA Consortium
- IEEE-CS\DATC: The IEEE Computer Society
Publisher
European Design and Automation Association
Leuven, Belgium
Publication History
Qualifiers
- Article
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 322Total Downloads
- Downloads (Last 12 months)19
- Downloads (Last 6 weeks)3
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in