Application specific instruction processor based implementation of a GNSS receiver on an FPGA

ABSTRACT

In this paper the concept of a reconfigurable hardware macro to be used as a generic building block in low-power, low-cost SoC for multioperable GNSS positioning is described, featuring sufficient computational power and flexibility. The central processing unit of the reconfigurable hardware macro is an ASIP accelerated by additional eFPGA and weakly configurable ASIC based coprocessors. The different hardware building blocks (i.e. ASIP, eFPGA, ASIC) of the target architecture are motivated with state of the art GNSS receiver algorithms. To explore the design space of the target architecture and to develop appropriate partitioning cost functions a GNSS receiver testbed was realised on an FPGA board. The testbed utilises a programmable ASIP, designed and generated with the processor description language LISA, as a central processing unit. As a first accelerating coprocessor the correlator was realised. Exemplary optimisations of the ASIP/co-processor architecture as well as the achieved improvements are described.

REFERENCES

• 1: Eisfeller, B., Tiberius C., Pany T., Heinrichs G., Real-Time Kinematic in the Light of GPS Modernization and Galileo, GPS World, October, 2002
• 2: Kaplan, Elliot D., Understanding GPS Principles and Applications, Artech House, 1996.
• 3: Hein, G. W., Irsigler, M., Avila Rodriguez, J. A., Pany, T., Performance of Galileo L1 Signal Candidates, Proc. ENC-GNSS 2004, Rotterdam, May, 2004
• 4: SiRFstarIIA GPS System on Chip, SiRF Technology, Inc., May, 2005
• 5: Garin, L. J., The "Shaping Correlator", Novel Multipath Mitigation Technique Applicable to GALILEO BOC(1,1) Modulation Waveforms in High Volume Markets, Proc. ENC-GNSS 2005, Munich, July, 2005
• 6: Pany, T., Irsigler, M., Eisfeller, B., Optimum Coherent Discriminator Based Code Multipath Mitigation By S-Curve Shaping For BOC(N,N) and BPSK Signals, Proc. ENC-GNSS 2005, Munich, July, 2005
• 7: Sleewaegen, J.-M., Boon, F., Mitigating Short-Delay Multipath: a Promising New Technique, ION GPS 2001, Salt Lake City, September, 2001
• 8: Kovar, P., Vejraska, F., Seidl, L., Kacmarik, P., Galileo Receiver Core Technologies, GNSS 2004, Sydney, December, 2004
• 9: Glennon, E. P., Dempster, A. G., A Review of Cross Correlation Mitigation Techniques, GNSS 2004, Sydney, December, 2004
• 10: Dovis, F., Pini, M., Mulassano, P., Turbo DLL: an Innovative Architecture for Multipath Mitigation in GNSS Receivers, ION GNSS 2004, Long Beach September, 2004
• 11: Babu, R., Wang, J., Improving the Quality of IMU-Derived Doppler Estimates for Ultra-Tight GPS/INS Integration, ENC-GNSS 2004, Rotterdam, May, 2004
• 12: Keutzer, K., Malik, S., Newton, A. R., From ASIC to ASIP: The next Design Discontinuity, ICCD 2002 Proceedings, 2002
• 13: Neumann, B., von Sydow, T., Blume, H., Noll, T. G., Design and quantitative analysis of parametrisable eFPGA-architectures for arithmetic, Kleinheubacher Tagung, September, 2005
• 14: LISATek Creator's Manual, CoWare, Oktober 2004