ACM Home Page
Please provide us with feedback. Feedback
Modeling and simulation of mobile gateways interacting with wireless sensor networks
Full text PdfPdf (160 KB)
Source Design, Automation, and Test in Europe archive
Proceedings of the conference on Design, automation and test in Europe: Designers' forum table of contents
Munich, Germany
SESSION: Wireless communication and networking table of contents
Pages: 106 - 111  
Year of Publication: 2006
ISBN ~ ISSN:478061 , 3-9810801-0-6
Authors
F. Fummi  Università di Verona, strada le Grazie, Verona, Italy
D. Quaglia  Università di Verona, strada le Grazie, Verona, Italy
F. Ricciato  Telecom Italia Lab, Via G. Reiss Romoli, Torino, Italy
M. Turolla  Telecom Italia Lab, Via G. Reiss Romoli, Torino, Italy
Sponsors
EDAA : European Design and Automation Association
: The EDA Consortium
IEEE-CS\DATC : The IEEE Computer Society
Publisher
European Design and Automation Association  3001 Leuven, Belgium, Belgium
Bibliometrics
Downloads (6 Weeks): 6,   Downloads (12 Months): 89,   Citation Count: 1
Additional Information:

abstract   references   cited by   collaborative colleagues  

Tools and Actions: Review this Article  
Save this Article to a Binder    Display Formats: BibTex  EndNote ACM Ref   

ABSTRACT

Sensor networks are emerging wireless technologies; their integration with the existing 2.5G, 3G mobile networks is a key issue to provide advanced services, e.g., health control. However this integration poses new challenges in the design and simulation of the involved embedded systems since it requires the cooperation of simulation tools that model hardware, software, and network aspects and their interactions. We present the modeling and simulation of a network scenario, core of a telecom provider's future portfolio, in which an ARM-based mobile handset is used as the gateway between a wireless sensor network (WSN) and remote users through a wide area network (WAN). Initially, the gateway and the WSN are modeled at system level with SystemC while the wide area network is modeled with NS-2. Then, HW/SW partitioning is performed on the gateway and an instruction set simulator of the ARM processor is used for the cycle-accurate execution of the RTOS and the application software.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
3
 
4
 
5
G. Braun et al. A universal technique for fast and flexible instruction-set architecture simulation. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, 23(12):1625--1639, Dec. 2004.
 
6
Grotker, Liao, Martin, and Swan. SystemC. Kluwer, 2002.
7
 
8
J. Dallaway et al. Embedded Configurable Operating System -- eCos. URL: http://ecos.sourceware.org.
9
 
10
S. McCanne and S. Floyd. NS Network Simulator -- version 2. URL: http://www.isi.edu/nsnam/ns.
11
12
13

Collaborative Colleagues:
F. Fummi: colleagues
D. Quaglia: colleagues
F. Ricciato: colleagues
M. Turolla: colleagues