Industrially proving the SPIRIT consortium specifications for design chain integration

ABSTRACT

There has traditionally been significant engineering overhead required for the integration of multi-vendor tool and IP design methodologies. Making design-chain integration efficient is the key objective of the SPIRIT Consortium. This Special Session paper provides an insight into how the specifications of the SPIRIT Consortium are being adopted in the industry today. We present 3 production design-flow stories which show improved efficiency gained through use of the SPIRIT Consortium specifications. These include an IP generator for hierarchical VLIW processor design, a full hardware/software SoC integration design flow managed through generators, and methodology support for a flow from electronic system level (ESL) design through to the 65 nm CMOS process,

REFERENCES

• 1: Lennard, Granata, "The Meta-Methods: Managing design risk during IP selection and integration". European IP 99 Conference, November 1999
• 2: John Wilson, "IP Reuse Simplifies SoC Design and Verification", EE Times, 10 November 2004
• 3: SPIRIT Consortium, "SPIRIT 1.1 Specification", www.spiritconsortium.org, June 2005
• 4: World Wide Web Consortium, "Extensible Markup Language (XML) 1.0" Third Edition, 2004
• 5: World Wide Web Consortium, "XML Schema Part 1: Structures", Second Edition; "XML Schema Part 2: Datatypes" Second Edition, 2004
• 6: SOAP Specifications: www.w3.org/TR/soap
• 7: Grun, Shin, Baxter, Noll, Madl, Lennard, "Integrating a Multi-Vendor ESL-to-Silicon Design Flow using SPIRIT". IP SoC Conference, December 2006
• 8: Geoff Mole, "Philips Semiconductors Next Generation Architectural IP ReUse Developments for SoC Integration" IP SoC Conference, December 2004
• 9: Ron Wilson, "Revolutionary Pay-Off". EE Times, 28 February 2005
• 10: Denis Bussaglia, "Automated Implementation Flows based on IP-level constraints and synthesis intent in XML". IP SoC Conference, December 2005
• 11: Philips Semiconductors SJA2510 SoC press release www.semiconductors.philips.com/news/content/file_1191.html
• 12: Bricaud, Pierre-Keating, Michael, "Reuse Methodology Manual for SoC Designs". Springer
• 13: Alberto Sangiovanni-Vincentelli , Grant Martin, Platform-Based Design and Software Design Methodology for Embedded Systems, IEEE Design & Test, v.18 n.6, p.23-33, November 2001 [doi>10.1109/54.970421 ]