Simulation and analysis of network on chip architectures: ring, spidergon and 2D mesh

ABSTRACT

NoC architectures can be adopted to support general communications among multiple IPs over multi-processor Systems on Chip (SoCs). In this work we illustrate the modeling and simulation-based analysis of some recent architectures for Network on Chip (NoC). Specifically, the Ring, Spidergon and 2D Mesh NoC topologies have been compared, both under uniform load and under more realistic load assumptions in the SoC domain. The main performance indexes considered are NoC throughput and latency, as a function of variable data-injection rates, source and destination distributions, variable number of nodes. Results show that the Spidergon topology is a good trade-off between performance, scalability of the most efficient architectures inherited from the parallel computing systems design, constraints about simple management, small energy and area requirements for SoCs.

REFERENCES

• 1: Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002 [doi>10.1109/2.976921 ]
• 2: DSPIN, www.lip6.fr/Direction/2005-05-13-DSPIN.pdf
• 3: William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th conference on Design automation, p.684-689, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379048]
• 4: Jose Duato , Sudhakar Yalamanchili , Ni Lionel, Interconnection Networks: An Engineering Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2002
• 5: Axel Jantsch , Hannu Tenhunen, Networks on chip, Kluwer Academic Publishers, Hingham, MA, 2003
• 6: Partha Pratim Pande , Cristian Grecu , Michael Jones , Andre Ivanov , Resve Saleh, Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures, IEEE Transactions on Computers, v.54 n.8, p.1025-1040, August 2005 [doi>10.1109/TC.2005.134]
• 7: Umit Y. Ogras , Jingcao Hu , Radu Marculescu, Key research problems in NoC design: a holistic perspective, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, p.69-74, September 19-21, 2005, Jersey City, NJ, USA [doi>10.1145/1084834.1084856]
• 8: Marcello Coppola , Stephane Curaba , Miltos D. Grammatikakis , Giuseppe Maruccia , Francesco Papariello, OCCN: A Network-On-Chip Modeling and Simulation Framework, Proceedings of the conference on Design, automation and test in Europe, p.30174, February 16-20, 2004
• 9: M. Coppola, R. Locatelli, G. Maruccia, L. Pieralisi, M. D. Grammatikakis, "Spidergon: A NoC Modeling Paradigm", book chapter in Model Driven Engineering for Distributed Real-time Embedded Systems, ISBN: 1905209320, Aug. 2005
• 10: M. Coppola et al. "Spidergon: a novel on chip communication network", proc. Int'l Symposium on System on Chip 2004, Tampere, Finland, Nov. 2004
• 11: E. Rijpkema et al., "A router architecture for networks on silicon", Progress 2001, 2nd Workshop on Embedded Systems.
• 12: Michael Bedford Taylor , Jason Kim , Jason Miller , David Wentzlaff , Fae Ghodrat , Ben Greenwald , Henry Hoffman , Paul Johnson , Jae-Wook Lee , Walter Lee , Albert Ma , Arvind Saraf , Mark Seneski , Nathan Shnidman , Volker Strumpen , Matt Frank , Saman Amarasinghe , Anant Agarwal, The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs, IEEE Micro, v.22 n.2, p.25-35, March 2002 [doi>10.1109/MM.2002.997877 ]
• 13: Martti Forsell, A Scalable High-Performance Computing Solution for Networks on Chips, IEEE Micro, v.22 n.5, p.46-55, September 2002 [doi>10.1109/MM.2002.1044299 ]
• 14: Matteo Dall'Osso , Gianluca Biccari , Luca Giovannini , Davide Bertozzi , Luca Benini, xpipes: a Latency Insensitive Parameterized Network-on-chip Architecture For Multi-Processor SoCs, Proceedings of the 21st International Conference on Computer Design, p.536, October 13-15, 2003
• 15: Mikael Millberg , Erland Nilsson , Rikard Thid , Shashi Kumar , Axel Jantsch, The Nostrum Backbone - a Communication Protocol Stack for Networks on Chip, Proceedings of the 17th International Conference on VLSI Design, p.693, January 05-09, 2004
• 16: AMBA Bus Specification, http://www.arm.com, 1999
• 17: Wishbone Service Center, www.silicore.net/wishbone.htm
• 18: CoreConnect, www.ibm.com/chips/products/coreconnect.
• 19: Sonics Backplane Micro-Network, www.sonicsinc.com
• 20: A. Scandurra, G. Falconeri, B. Jego, "STBus communication system: concepts and definitions" int.1 report, STM, 2002
• 21: A. Varga, "OMNeT++", in the column "Software Tools for Networking", IEEE Network Interactive. July 2002, Vol.16 No.4, www.omnetpp.org