ASIP design and synthesis for non linear filtering in image processing

ABSTRACT

This paper presents an Application Specific Instruction Set Processor (ASIP) design for the implementation of a class of nonlinear image processing algorithms, the Retinex-like filters. Starting from high level descriptions, first algorithmic optimization is accomplished. Then a processor architecture and an instruction set are customized with special respect to the algorithmic computations in order to achieve the specified timing at reasonable complexity. Taking advantage of the programmability of processor architectures, the flexibility of the system is increased, involving e.g. dynamic parameter adjustment and color treatment. ASIP implementation results in 0.13 μm CMOS technology are presented.

REFERENCES

• 1: H. Peters, R. Sethuraman, A. Beric, P. Meuwissen, S. Balakrishnan, C. Pinto, W. Kruijtzer, F. Ernst, G. Alkadi, J. van Meerbergen, G. de Haan, "Application specific instruction-set processor template for motion estimation in video applications", IEEE Tran. on Circuits and System for Video Tech., vol. 15, April 2005, pp. 508--527
• 2: Andreas Hoffmann , Heinrich Meyr , Rainer Leupers, Architecture Exploration for Embedded Processors with Lisa, Kluwer Academic Publishers, Norwell, MA, 2002
• 3: Ashok Halambi , Peter Grun , Vijay Ganesh , Asheesh Khare , Nikil Dutt , Alex Nicolau, EXPRESSION: a language for architecture exploration through compiler/simulator retargetability, Proceedings of the conference on Design, automation and test in Europe, p.100-es, January 1999, Munich, Germany [doi>10.1145/307418.307549]
• 4: A. Fauth , J. Van Praet , M. Freericks, Describing instruction set processors using nML, Proceedings of the 1995 European conference on Design and Test, p.503, March 06-09, 1995
• 5: Oliver Schliebusch , A. Chattopadhyay , D. Kammler , G. Ascheid , R. Leupers , H. Meyr , Tim Kogel, A framework for automated and optimized ASIP implementation supporting multiple hardware description languages, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China [doi>10.1145/1120725.1120850]
• 6: Oliver Schliebusch , Anupam Chattopadhyay , Ernst Martin Witte , David Kammler , Gerd Ascheid , Rainer Leupers , Heinrich Meyr, Optimization Techniques for ADL-Driven RTL Processor Synthesis, Proceedings of the 16th IEEE International Workshop on Rapid System Prototyping (RSP'05), p.165-171, June 08-10, 2005 [doi>10.1109/RSP.2005.36]
• 7: G. Orsini, G. Ramponi, P. Carrai, R. Di Federico, "A modified retinex for image contrast enhancement and dynamic control", Proc. IEEE ICIP03, Sept.03, pp.393--396
• 8: S. Marsi, G. Ramponi, S. Carrato, "Image contrast enhancement using a recursive rational filter", Proc. IEEE IST04, Stresa, Italy, May 2004, pp. 29--34
• 9: Sergio Saponara , Michele Cassiano , Stefano Marsi , Riccardo Coen , Luca Fanucci, Cost-effective VLSI Design of Non Linear Image Processing Filters, Proceedings of the 8th Euromicro Conference on Digital System Design, p.322-329, August 30-September 03, 2005 [doi>10.1109/DSD.2005.28]
• 10: E. Land, J. McCann, "Lightness and retinex theory" Journ. of the Opt. Soc. of America, vol. 61, pp. 1--11, 1971
• 11: M. Ogata, T. Tsuchiya, T. Kubozono, K. Ueda, "Dynamic range compression based on illumination compensation", IEEE Trans. Cons. Electr., vol. 47, n.3, pp. 548--558, 2001
• 12: S. Marsi, S. Carrato, G. Ramponi, B. Crespi, "Video dynamic range compression for logarithmic CMOS imagers", Proc. COST 276 Workshop, Thessaloniki, Greece, May 2004
• 13: Francky Catthoor , Eddy de Greef , Sven Suytack, Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design, Kluwer Academic Publishers, Norwell, MA, 1998
• 14: M. Cassiano, "Design of VLSI architectures for image quality improvements", Master Thesis, University of Pisa, Italy, Dec. 2004
• 15: L. Tenze, S. Carrato, C. Alessandretti, S. Olivieri, "Design and real-time implementation of a low cost noise reduction video system", Proc. COST 254 Workshop, Neuchatel, CH, pp. 36--40, May 1999
• 16: S. Saponara, L. Fanucci, P. Terreni, "Design of a low-power VLSI macrocells for nonlinear adaptive video noise reduction", Journal on Applied Signal Processing, n. 12, Sept. 2004, pp.1921--1930