A logarithmic full-chip thermal analysis algorithm based on multi-layer Green's function

ABSTRACT

This paper derives the multi-layer heat conduction Green's function, by integrating the eigen-expansion technique and the classic transmission line theories, and presents a logarithmic full-chip thermal analysis algorithm, which is verified by comparisons with a computational fluid dynamics tool (FLUENT). The paper considers Dirichlet's and general heat convection boundary conditions at chip surfaces. Experimental results show that the algorithm offers superior computing speed, compared to FLUENT and traditional Green's function based methods. The paper also studies the limitations of the traditional single-layer thermal model.

REFERENCES

• 1: Wei Huang , Mircea R. Stan , Kevin Skadron , Karthik Sankaranarayanan , Shougata Ghosh , Sivakumar Velusam, Compact thermal modeling for temperature-aware design, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996800]
• 2: Y.-K. Cheng, P. Raha, C.-C. Teng, E. Rosenbaum, and S.-M. Kang, "ILLIADS-T: an electrothermal timing simulator for temperature-sensitive reliability diagnosis of CMOS VLSI chips," IEEE Trans. Computer-Aided Design, vol. 17, pp. 668--681, Aug. 1998.
• 3: Ting-Yuan Wang , Charlie Chung-Ping Chen, Thermal-ADI: a linear-time chip-level dynamic thermal-simulation algorithm based on alternating-direction-implicit (ADI) method, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.4, p.691-700, August 2003 [doi>10.1109/TVLSI.2003.812372]
• 4: P. Feldmann and R. Freund, "Efficient linear circuit analysis by Pade approximation via the Lanczos process," IEEE Trans. Computer-Aided Design, vol. 14, no. 5, pp. 639--649, May 1995.
• 5: A. Odabasioglu, M. Celik, and L. Pileggi, "PRIMA: passive reduced-order interconnect macromodeling algorithm," IEEE Trans. Computer-Aided Design, vol. 17, no. 8, pp. 645--654, Aug. 1998.
• 6: L. Codecasa, D. D'Amore, and P. Maffezzoni, "An Arnoldi based thermal network reduction method for electro-thermal analysis," IEEE Trans. Comp., Packag., Manufact. Technol. A, vol. 26, no. 1, pp. 186--192, Mar. 2003.
• 7: Yi-Kan Cheng , Sung-Mo Kang, An efficient method for hot-spot identification in ULSI circuits, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.124-127, November 07-11, 1999, San Jose, California, United States
• 8: B. Wang and P. Mazumder, "Fast thermal analysis for VLSI circuits via semi-analytical Green's function in multi-layer materials," in Proc. Int. Symp. Circuits and Systems, vol. 2, May 2004, pp. 409--412.
• 9: Yong Zhan , Sachin S. Sapatnekar, Fast computation of the temperature distribution in VLSI chips using the discrete cosine transform and table look-up, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China [doi>10.1145/1120725.1120753]
• 10: J.V.Beck, K. Cole, A. Haji-Sheikh, and B. Litkouhi, Heat Conduction Using Green's Functions. Hemisphere, 1992.
• 11: R. Crampagne, M. Ahmadpanah, and J.-L. Guiraud, "A simple method for determining the Green's function for a large class of MIC lines having multilayered dielectric structures," IEEE Trans. Microwave Theory Tech., vol. 26, no. 2, pp. 82--87, Feb. 1978.
• 12: A. Niknejad, R. Gharpurey, and R. Meyer, "Numerically stable Green function for modeling and analysis of substrate coupling in integrated circuits," IEEE Trans. Computer-Aided Design, vol. 17, no. 4, pp. 305--315, Apr. 1998.
• 13: Jinsong Zhao , Wayne W. M. Dai , Sharad Kapur , David E. Long, Efficient thee-dimensional extraction based on static and full-wave layered Green's functions, Proceedings of the 35th annual conference on Design automation, p.224-229, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277103]
• 14: K. Nabors and J. White, "FastCap: a multipole accelerated 3-D capacitance extraction program," IEEE Trans. Computer-Aided Design, vol. 10, no. 11, pp. 1447--1459, Nov. 1991.
• 15: C. Xu, T. Fiez, and K. Mayaram, "On the numerical stability of Green's function for substrate coupling in integrated circuits," IEEE Trans. Computer-Aided Design, vol. 24, no. 4, pp. 653--658, Apr. 2005.
• 16: K. Banerjee, S. Souri, P. Kapur, and K. Saraswat, "3-D ICs: a novel chip design for improving deep-submicrometerinterconnect performance and systems-on-chip integration," in Proceedings of IEEE, vol. 89, no. 5, May 2001, pp. 602--633.