Top-down heterogeneous synthesis of analog and mixed-signal systems

ABSTRACT

A new approach for automated synthesis of analog and mixed-signal systems is presented. The heterogeneous genetic optimization strategy starts from a functional description and evolves a simple design solution in a strict top-down design process to a complex one that fulfills multiple objectives. Transformations of both architecture and parameters are applied. The expected improvement of the violated objectives is used as driver for the transformation selection. The topology is really created, giving the opportunity to explore new architectures.

REFERENCES

• 1: H. Y. Koh, C. H. Séquin, and P. R. Gray. "OPASYN: A Compiler for CMOS Operational Amplifiers". IEEE Trans. CAD, 9(2):113--125, Feb. 1990.
• 2: Wim Kruiskamp , Domine Leenaerts, DARWIN: CMOS opamp synthesis by means of a genetic algorithm, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.433-438, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217566]
• 3: Brian A. A. Antao , Arthur J. Brodersen, ARCHGEN: automated synthesis of analog systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.2, p.231-244, June 1995 [doi>10.1109/92.386223 ]
• 4: K. Francken , P. Vancorenland , G. Gielen, DAISY: a simulation-based high-level synthesis tool for ΔΣ modulators, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 5: R. Phelps et. al. "Anaconda: Simulation-Based Synthesis of Analog Circuits via Stochastic Pattern Search". IEEE Trans. CAD Integrated Circuits & Systems, 19(6):703--716, June 2000.
• 6: G. Van der Plas et. al. "AMGIE---A Synthesis Environment for CMOS Analog Integrated Circuits". IEEE Trans. CAD Integrated Circuits & Systems, 20(9):1037--1058, Sept. 2001.
• 7: A. Doboli and R. Vemuri. "Exploration-Based High-Level Synthesis of Linear Analog Systems Operating at Low/Medium Frequencies". IEEE Trans. CAD, 23(11):1556--1568, Nov. 2003.
• 8: H. Chang et. al. A top-down, constraint-driven design methodology for analog integrated circuits. Kluwer Academic Publishers, Boston, 1997.
• 9: G. G. E. Gielen and R. A. Rutenbar. "Computer-Aided Design of Analog and Mixed-Signal Integrated Circuits". Proc. of the IEEE, 88(12):1825--1852, Dec. 2000.
• 10: W. Nye et. al. "DELIGHT.SPICE: An Optimization-Based System for the Design of Integrated Circuits". IEEE Trans. CAD, 7(4):501--519, Apr. 1988.
• 11: P. C. Maulik, L. R. Carley, and R. A. Rutenbar". "Integer Programming Based Topology Selection of Cell-Level Analog Circuits". IEEE Trans. CAD Integrated Circuits & Systems, 14(4):401--412, Apr. 1995.
• 12: Hua Tang , Ying Wei , Alex Doboli, MINLP Based Topology Synthesis for Delta Sigma Modulators Optimized for Signal Path Complexity, Sensitivity and Power Consumption, Proceedings of the conference on Design, Automation and Test in Europe, p.264-269, March 07-11, 2005 [doi>10.1109/DATE.2005.207]
• 13: N. C. Horta and J. E. Franca. "Algorithm-Driven Synthesis of Data Conversion Architectures". IEEE Trans. CAD Integrated Circuits & Systems, 10(16):1116--1135, Oct. 1997.
• 14: J. R. Koza et. al. "Automatic Synthesis of Analog Electrical Circuits by Means of Genetic Programming". IEEE Trans. Evolutionary Computation, 1(2):109--128, July 1997.
• 15: J. D. Lohn and S. P. Colombano. "A Circuit Representation Technique for Automated Circuit Design". IEEE Trans. Evolutionary Computation, 3(3):205--219, Sept. 1999.
• 16: Alex Doboli , Nagu Dhanwada , Adrian Nunez-Aldana , Ranga Vemuri, A two-layer library-based approach to synthesis of analog systems from VHDL-AMS specifications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.2, p.238-271, April 2004 [doi>10.1145/989995.990000]
• 17: A. Torralba, J. Chávez, and L. G. Franquelo. FASY: A Fuzzy-Logic Based Tool for Analog Synthesis. IEEE Trans. CAD, 15(7):705--715, July 1996.
• 18: B. Razavi. Principles of Data Conversion System Design. IEEE Press, New Jersey, 1995.
• 19: Erik Lauwers , Georges Gielen, Power estimation methods for analog circuits for architectural exploration of integrated systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.2, p.155-162, April 2002 [doi>10.1109/92.994993 ]