ACM Home Page
Please provide us with feedback. Feedback
Procrastinating voltage scheduling with discrete frequency sets
Full text PdfPdf (285 KB)
Source Design, Automation, and Test in Europe archive
Proceedings of the conference on Design, automation and test in Europe: Proceedings table of contents
Munich, Germany
SESSION: Scheduling for real-time and energy table of contents
Pages: 456 - 461  
Year of Publication: 2006
ISBN:3-9810801-0-6
Authors
Zhijian Lu  University of Virginia, Charlottesville, VA
Yan Zhang  University of Virginia, Charlottesville, VA
Mircea Stan  University of Virginia, Charlottesville, VA
John Lach  University of Virginia, Charlottesville, VA
Kevin Skadron  University of Virginia, Charlottesville, VA
Sponsors
: The EDA Consortium
EDAA : European Design and Automation Association
IEEE-CS\DATC : The IEEE Computer Society
Publisher
European Design and Automation Association  3001 Leuven, Belgium, Belgium
Bibliometrics
Downloads (6 Weeks): 2,   Downloads (12 Months): 22,   Citation Count: 1
Additional Information:

abstract   references   cited by   collaborative colleagues  

Tools and Actions: Review this Article  
Save this Article to a Binder    Display Formats: BibTex  EndNote ACM Ref   

ABSTRACT

This paper presents an efficient method to find the optimal intra-task voltage/frequency scheduling for single tasks in practical real-time systems using statistical workload information. Our method is analytic in nature and proved to be optimal. Simulation results verify our theoretical analysis and show significant energy savings over previous methods. In addition, in contrast to the previous techniques in which all available frequencies are used in a schedule, we find that, by carefully selecting a subset of a small number of frequencies, one can still design a reasonably good schedule while avoiding unnecessary transition overheads.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
2
3
4
 
5
 
6
 
7
B. Mochocki, X. Hu, and G. Quan. A unified approach to variable voltage scheduling for nonideal dvs processors. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(9):1370--1377, September 2004.
8
 
9
T. Sakurai and A. Newton. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE Journal of Solid-State Circuits, 25(2):584--594, April 1990.
 
10
V. Swaminathan and K. Chakrabarty. Network flow techniques for dynamic voltage scaling in hard real-time systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23:1385--1398, October 2004.
11
12
13

Collaborative Colleagues:
Zhijian Lu: colleagues
Yan Zhang: colleagues
Mircea Stan: colleagues
John Lach: colleagues
Kevin Skadron: colleagues