A systematic IP and bus subsystem modeling for platform-based system design

ABSTRACT

The topic on platform-based system modeling has received a great deal of attention today. One of the important tasks that significantly affect the effectiveness and efficiency of the system modeling is the modeling of IP components and communication between IPs. To be effective, it is generally accepted that the system modeling should be performed in two steps; In the first step, a fast but some inaccurate system modeling is considered to facilitate the simultaneous development of software and hardware. The second step then refines the models of the software and hardware blocks (i.e., IPs) to increase the simulation accuracy for the system performance analysis. Here, one critical factor required for a successful system modeling is a systematic modeling of the IP blocks and bus subsystem connecting the IPs. In this respect, this work addresses the problem of systematic modeling of the IPs and bus subsystem in different levels of refinements. In the experiments, we found that by applying our proposed IP and bus modeling methods to the MPEG-4 application, we are able to achieve 4x performance improvement and at the same time, reduce the software development time by 35%, compared to that by conventional modeling methods.

REFERENCES

• 1: K. Keutzer, et al., "System-level design: orthogonalization of concerns and platform-based design", IEEE TCAD, 2000.
• 2: Alberto Sangiovanni-Vincentelli , Luca Carloni , Fernando De Bernardinis , Marco Sgroi, Benefits and challenges for platform-based design, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996684]
• 3: Gary Smith, Platform based design: does it answer the entire SoC challenge?, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996682]
• 4: Silvia Brini , Doha Benjelloun , Fabien Castanier, A Flexible Virtual Platform for Computational and Communication Architecture Exploration of DMT VDSL Modems, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20164, March 03-07, 2003
• 5: J. Notbauer, et al., "Verification and management of a multimillion-gate embedded core design", DATE, 1999.
• 6: Lukai Cai , Daniel Gajski, Transaction level modeling: an overview, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA [doi>10.1145/944645.944651]
• 7: I. Moussa, et al., "Exploring SW performance using SoC transaction-level modeling", DAC, 2003.
• 8: Abhijit K. Deb , Axel Jantsch , Johnny Öberg, System design for DSP applications in transaction level modeling paradigm, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996698]
• 9: Martin Van Hulst, Verification of Transaction-Level SystemC models using RTL Testbenches, Proceedings of the First ACM and IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE'03), p.199, June 24-26, 2003
• 10: Ney Calazans , Edson Moreno , Fabiano Hessel , Vitor Rosa , Fernando Moraes , Everton Carara, From VHDL Register Transfer Level to SystemC Transaction Level Modeling: A Comparative Case Study, Proceedings of the 16th symposium on Integrated circuits and systems design, p.355, September 08-11, 2003
• 11: Imed Moussa , Thierry Grellier , Giang Nguyen, Exploring SW Performance Using SoC Transaction-Level Modeling, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20120, March 03-07, 2003
• 12: Kanishka Lahiri , Anand Raghunathan , Ganesh Lakshminarayana, LOTTERYBUS: a new high-performance communication architecture for system-on-chip designs, Proceedings of the 38th conference on Design automation, p.15-20, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.378252]
• 13: Yuichi Nakamura , Kouhei Hosokawa , Ichiro Kuroda , Ko Yoshikawa , Takeshi Yoshimura, A fast hardware/software co-verification method for system-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996655]
• 14: Haris Lekatsas , Jörg Henkel , Srimat Chakradhar , Venkata Jakkula , Murugan Sankaradass, CoCo: a hardware/software platform for rapid prototyping of code compression technologies, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775912]
• 15: M. Caldari , M. Conti , M. Coppola , S. Curaba , L. Pieralisi , C. Turchetti, Transaction-Level Models for AMBA Bus Architecture Using SystemC 2.0, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20026, March 03-07, 2003
• 16: Sudeep Pasricha , Nikil Dutt , Mohamed Ben-Romdhane, Extending the transaction level modeling approach for fast communication architecture exploration, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996603]
• 17: Massimo Bombana , Francesco Bruschi, SystemC-VHDL Co-Simulation and Synthesis in the HW Domain, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20101, March 03-07, 2003
• 18: Ali Sayinta , Gorkem Canverdi , Marc Pauwels , Amer Alshawa , Wim Dehaene, A Mixed Abstraction Level Co-Simulation Case Study Using SystemC for System on Chip Verification, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20095, March 03-07, 2003
• 19: Osamu Ogawa , Sylvain Bayon de Noyer , Pascal Chauvet , Katsuya Shinohara , Yoshiharu Watanabe , Hiroshi Niizuma , Takayuki Sasaki , Yuji Takai, A Practical Approach for Bus Architecture Optimization at Transaction Level, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20176, March 03-07, 2003
• 20: AHB CLI Specification www.arm.com/armtech/ahbcli
• 21: Maxsim, AXYS Design Inc., m http://www.axysdesign.com