Automatic ADL-based operand isolation for embedded processors

ABSTRACT

Cutting-edge applications of future embedded systems demand highest processor performance with low power consumption to get acceptable battery-life times. Therefore, low power optimization techniques are strongly applied during the development of modern Application Specific Instruction Set Processors (ASIPs). Electronic System Level design tools based on Architecture Description Languages (ADL) offer a significant reduction in design time and effort by automatically generating the software tool-suite as well as the Register Transfer Level (RTL) description of the processor. In this paper, the automation of power optimization in ADL-based RTL generation is addressed.Operand isolation is a well-known power optimization technique applicable at all stages of processor development. With increasing design complexitiy several efforts have been undertaken to automate operand isolation. In pipelined datapaths, where isolating signals are often implicitly available, the traditional RTL-based approach introduces unnecessary overhead. We propose an approach which extracts high-level structural information from the ADL representation and systematically uses the available control signals. Our experiments with state-of-the-art embedded processors show a significant power reduction (improvement in power efficiency).

REFERENCES

• 1: A. Fauth , J. Van Praet , M. Freericks, Describing instruction set processors using nML, Proceedings of the 1995 European conference on Design and Test, p.503, March 06-09, 1995
• 2: Ashok Halambi , Peter Grun , Vijay Ganesh , Asheesh Khare , Nikil Dutt , Alex Nicolau, EXPRESSION: a language for architecture exploration through compiler/simulator retargetability, Proceedings of the conference on Design, automation and test in Europe, p.100-es, January 1999, Munich, Germany [doi>10.1145/307418.307549]
• 3: Achim Nohl , Gunnar Braun , Oliver Schliebusch , Rainer Leupers , Heinrich Meyr , Andreas Hoffmann, A universal technique for fast and flexible instruction-set architecture simulation, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.513927]
• 4: Anthony Correale, Jr., Overview of the power minimization techniques employed in the IBM PowerPC 4xx embedded controllers, Proceedings of the 1995 international symposium on Low power design, p.75-80, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224095]
• 5: Reinaldo A. Bergamaschi, Behavioral network graph: unifying the domains of high-level and logic synthesis, Proceedings of the 36th ACM/IEEE conference on Design automation, p.213-218, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309916]
• 6: C. Chen and K. Küçükçakar. An Architectural Power Optimization Case Study using High-level Synthesis. In ICCD, 1997.
• 7: Hai Li , Swarup Bhunia , Yiran Chen , T. N. Vijaykumar , Kaushik Roy, Deterministic Clock Gating for Microprocessor Power Reduction, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.113, February 08-12, 2003
• 8: Andreas Hoffmann , Heinrich Meyr , Rainer Leupers, Architecture Exploration for Embedded Processors with Lisa, Kluwer Academic Publishers, Norwell, MA, 2002
• 9: M. Münch , B. Wurth , R. Mehra , J. Sproch , N. Wehn, Automating RT-level operand isolation to minimize power consumption in datapaths, Proceedings of the conference on Design, automation and test in Europe, p.624-633, March 27-30, 2000, Paris, France [doi>10.1145/343647.343873]
• 10: N. Banerjee , A. Raychowdhury , S. Bhunia , H. Mahmoodi , K. Roy, Novel Low-Overhead Operand Isolation Techniques for Low-Power Datapath Synthesis, Proceedings of the 2005 International Conference on Computer Design, p.206-214, October 02-05, 2005 [doi>10.1109/ICCD.2005.80]
• 11: Pietro Babighian , Luca Benini , Enrico Macii, A Scalable ODC-Based Algorithm for RTL Insertion of Gated Clocks, Proceedings of the conference on Design, automation and test in Europe, p.10500, February 16-20, 2004
• 12: Prabhat Mishra , Arun Kejariwal , Nikil Dutt, Synthesis-driven Exploration of Pipelined Embedded Processors, Proceedings of the 17th International Conference on VLSI Design, p.921, January 05-09, 2004
• 13: Schliebusch, O., Chattopadhyay, A., Witte, E. M., Kammler, D., Ascheid, G., Leupers, R. and H. Meyr. Optimization Techniques for ADL-driven RTL Processor Synthesis. Montreal, Canada, June 2005.
• 14: Synopsys. PrimePower http://www.synopsys.com/products/power/primepower_ds.pdf.
• 15: T. Gloekler, S. Bitterlich and H. Meyr. ICORE: A Low-Power Application Specific Instruction Set Processor for DVB-T Acquisition and Tracking. In Proc. of the ASIC/SOC conference, Sep. 2000.
• 16: Target Compiler Technologies. http://www.retarget.com.
• 17: Vivek Tiwari , Sharad Malik , Pranav Ashar, Guarded evaluation: pushing power management to logic synthesis/design, Proceedings of the 1995 international symposium on Low power design, p.221-226, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224120]