Test scheduling with thermal optimization for network-on-chip systems using variable-rate on-chip clocking

ABSTRACT

Chip overheating has become a critical problem during test of today's complex core-based systems. In this paper, we address the overheating problem in Network-on-Chip (NoC) systems through thermal optimization using variable-rate on-chip clocking. We control the core temperatures during test scheduling by assigning different test clock frequencies to cores. We present two heuristics to achieve thermal optimization and reduced test time. Experimental results for example NoC systems show that the proposed method can guarantee thermal safety and yield better thermal balance, compared to previous methods using power constraints. Test application time is also reduced.

REFERENCES

• 1: ASICs Test Methodology, IBM Corporation, Essex Junction, VT 05403.
• 2: Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002 [doi>10.1109/2.976921 ]
• 3: Guoqiang Chen , Sachin Sapatnekar, Partition-driven standard cell thermal placement, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA [doi>10.1145/640000.640018]
• 4: Richard M. Chou , Kewal K. Saluja , Vishwani D. Agrawal, Scheduling tests for VLSI systems under power constraints, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.2, p.175-185, June 1997 [doi>10.1109/92.585217 ]
• 5: C. N. Chu and D. F. Wong. A matrix synthesis approach to thermal placement. IEEE Trans. on CAD, vol. 17, pp. 1166--1174, Nov 1998.
• 6: Érika Cota , Luigi Carro , Marcelo Lubaszewski, Reusing an on-chip network for the test of core-based systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.4, p.471-499, October 2004 [doi>10.1145/1027084.1027088]
• 7: W. Hung , C. Addo-Quaye , T. Theocharides , Y. Xie , N. Vijaykrishnan , M. J. Irwin, Thermal-Aware IP Virtualization and Placement for Networks-on-Chip Architecture, Proceedings of the IEEE International Conference on Computer Design (ICCD'04), p.430-437, October 11-13, 2004
• 8: V. Iyengar and K. Chakrabarty. System-on-a-chip test scheduling with precedence relationships, preemption, and power constraints. IEEE Trans. on CAD, vol. 21, pp. 1088--1094, Sep 2002.
• 9: E. Larsson, K. Arvidsson, H. Fujiwara, and Z. Peng. Efficient test solutions for core-based designs. IEEE Trans. on CAD, vol. 23, pp.758--775, May 2004.
• 10: Chunsheng Liu , Vikram Iyengar , Jiangfan Shi , Erika Cota, Power-Aware Test Scheduling in Network-on-Chip Using Variable-Rate On-Chip Clocking, Proceedings of the 23rd IEEE VLSI Test Symposium (VTS'05), p.349-354, May 01-05, 2005 [doi>10.1109/VTS.2005.66]
• 11: Chunsheng Liu , Kugesh Veeraraghavant , Vikram Iyengar, Thermal-Aware Test Scheduling and Hot Spot Temperature Minimization for Core-Based Systems, Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05), p.552-562, October 03-05, 2005 [doi>10.1109/DFTVS.2005.66]
• 12: Erik Jan Marinissen , Vikram Iyengar , Krishnendu Chakrabarty, A Set of Benchmarks fo Modular Testing of SOCs, Proceedings of the 2002 IEEE International Test Conference, p.519, October 07-10, 2002
• 13: M. Nourani and J. Chin. Test scheduling with power-time trade-off and hot-spot avoidance using MILP. Proc. IEE Computer and Digital Techniques, vol. 151, pp. 341--355, Sep 2004.
• 14: Paul Rosinger , Bashir Al-Hashimi , Krishnendu Chakrabarty, Rapid Generation of Thermal-Safe Test Schedules, Proceedings of the conference on Design, Automation and Test in Europe, p.840-845, March 07-11, 2005 [doi>10.1109/DATE.2005.252]
• 15: Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California
• 16: Enkelejda Tafaj , Paul Rosinger , Bashir M. Al-Hashimi , Krishnendu Chakrabarty, Improving Thermal-Safe Test Scheduling for Core-Based Systems-on-Chip Using Shift Frequency Scaling, Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05), p.544-551, October 03-05, 2005 [doi>10.1109/DFTVS.2005.40]
• 17: B. Vermeulen, J. Dielissen, K. Goossens, and C. Ciordas. Bringing communication networks on-chip: the test and verification implications. IEEE Communications Mag., vol. 41, pp. 74--81, 2003.
• 18: Cesar A. Zeferino , Márcio E. Kreutz , Luigi Carro , Altamiro A. Susin, A Study on Communication Issues for Systems-on-Chip, Proceedings of the 15th symposium on Integrated circuits and systems design, p.121, September 09-14, 2002