Concurrent core test for SOC using shared test set and scan chain disable

ABSTRACT

A concurrent core test approach is proposed to reduce the test cost of SOC. Multiple cores in SOC can be tested simultaneously by using a shared test set and scan chain disable. Prior to test, the test sets corresponding to cores under test (CUT) are merged by using the proposed merging algorithm to obtain a shared test set with minimum size. During test, the on-chip scan chain disable signal (SCDS) generator is employed to retrieve the original test vectors from the shared test set. The approach is non-intrusive and automatic test pattern generator (ATPG) independent. Moreover, the approach can reduce test cost further by combining with general test compression/decompression technique. Experimental results for ISCAS 89 benchmark circuits have proven the efficiency of the proposed approach.

REFERENCES

• 1: Carl Barnhart , Vanesa Brunkhorst , Frank Distler , Owen Farnsworth , Brion L. Keller , Bernd Koenemann , Andrej Ferko, OPMISR: the foundation for compressed ATPG vectors, Proceedings of the IEEE International Test Conference 2001, p.748-757, October 30-November 01, 2001
• 2: Rainer Dorsch , Ramón Huerta Rivera , Hans-Joachim Wunderlich , Martin Fischer, Adapting an SoC to ATE Concurrent Test Capabilities, Proceedings of the 2002 IEEE International Test Conference, p.1169, October 07-10, 2002
• 3: Jay Bedsole , Rajesh Raina , Al Crouch , Magdy S. Abadir, Very Low Cost Testers: Opportunities and Challenges, IEEE Design & Test, v.18 n.5, p.60-69, September 2001 [doi>10.1109/54.953273 ]
• 4: Test Data Compression Roundtable, IEEE Design & Test of Computers, pp.76--87, March-April 2003.
• 5: Erik H. Volkerink , Ajay Khoche , Jochen Rivoir , Klaus D. Hilliges, Test Economics for Multi-site Test with Modern Cost Reduction Techniques, Proceedings of the 20th IEEE VLSI Test Symposium, p.411, April 28-May 02, 2002
• 6: J. Rivoir, "Lowering cost of test: parallel test or low-cost ATE," Proc. Asian Test Symposium, pp.360--364, 2003.
• 7: A. Jas, J. G. Dastidar, M. E. Ng and N. A. Touba, "An efficient test vector compression scheme using selective huffman coding," IEEE Trans. Computer-Aided Design, Vol.22, pp.797--806, Jun. 2003.
• 8: Anshuman Chandra , Krishnendu Chakrabarty, Test Data Compression and Test Resource Partitioning for System-on-a-Chip Using Frequency-Directed Run-Length (FDR) Codes, IEEE Transactions on Computers, v.52 n.8, p.1076-1088, August 2003 [doi>10.1109/TC.2003.1223641]
• 9: Hamidreza Hashempour , Fabrizio Lombardi, Application of Arithmetic Coding to Compression of VLSI Test Data, IEEE Transactions on Computers, v.54 n.9, p.1166-1177, September 2005 [doi>10.1109/TC.2005.136]
• 10: Armin Wurtenberger , Christofer S. Tautermann , Sybille Hellebrand, DATA COMPRESSION FOR MULTIPLE SCAN CHAINS USING DICTIONARIES WITH CORRECTIONS, Proceedings of the International Test Conference on International Test Conference, p.926-935, October 26-28, 2004
• 11: Kuen-Jong Lee , Jih-Jeen Chen , Cheng-Hua Huang, Using a single input to support multiple scan chains, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.74-78, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.288563]
• 12: T. Shinogi, Y. Yamada, T. Hayashi, T. Yoshikawa and S. Tsuruoka, "Between-core vector overlapping for test cost reduction in core testing," Proc. Asian Test Symposium, pp.268--273, 2003.
• 13: J. Jeen Chen, C. Kai Yang and K. Jong Lee, "Test pattern generation and clock disabling for simultaneous test time and power reduction", IEEE Trans. Computer-Aided Design, Vol.22, No. 3, pp363--370, March 2003.
• 14: Ranganathan Sankaralingam , Nur A. Toubas , Bahram Pouya, Reducing Power Dissipation during Test Using Scan Chain Disable, Proceedings of the 19th IEEE VLSI Test Symposium, p.319, March 29-April 03, 2001
• 15: Subhasish Mitra , Kee Sup Kim, X-Compact: An Efficient Response Compaction Technique for Test Cost Reduction, Proceedings of the 2002 IEEE International Test Conference, p.311, October 07-10, 2002
• 16: B. Krishnamurthy and S. B. Akers, "On the complexity of estimating the size of a test set," IEEE Trans. Computers, pp.750--753, Aug. 1984.
• 17: Ilker Hamzaoglu , Janak H. Patel, Test set compaction algorithms for combinational circuits, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.283-289, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.288615]
• 18: Laung-Terng Wang , Khader S. Abdel-Hafez , Shianling Wu , Xiaoqing Wen , Hiroshi Furukawa , Fei-Sheng Hsu , Shyh-Horng Lin , Sen-Wei Tsai, VirtualScan: A New Compressed Scan Technology for Test Cost Reduction, Proceedings of the International Test Conference on International Test Conference, p.916-925, October 26-28, 2004