An integrated open framework for heterogeneous MPSoC design space exploration

ABSTRACT

In recent years, increasing manufacturing density has allowed the development of Multi-Processor Systems-on-Chip (MPSoCs). Application-Specific Instruction Set Processors (ASIPs) stand out as one of the most efficient design paradigms and could be especially effective as SoC computing engines. However, multiple hurdles which are hindering the productivity of SoC designers and researchers must be solved first. Among them, the difficulty of thoroughly exploring the design space by simultaneously sweeping axes like processing elements, memory hierarchies and chip interconnect fabrics. We tackle this challenge by proposing an integrated approach where state-of-the-art platform modeling infrastructures, at the IP core level and at the system level, meet to provide the designer with maximum openness and flexibility in terms of design space exploration.¹

REFERENCES

• 1: Federico Angiolini , Francesco Menichelli , Alberto Ferrero , Luca Benini , Mauro Olivieri, A post-compiler approach to scratchpad mapping of code, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems, September 22-25, 2004, Washington DC, USA [doi>10.1145/1023833.1023869]
• 2: ARM Ltd. The Advanced Microcontroller Bus Architecture (AMBA) homepage. www.arm.com/products/solutions/AMBAHomePage.html.
• 3: ARM Ltd. RealView MaxSim. www.arm.com/products/DevTools/MaxSim.html.
• 4: Newton Cheung , Jorg Henkel , Sri Parameswaran, Rapid Configuration and Instruction Selection for an ASIP: A Case Study, Proceedings of the conference on Design, Automation and Test in Europe, p.10802, March 03-07, 2003
• 5: CoWare Inc. ConvergenSC. www.coware.com/products/.
• 6: CoWare Inc. LISATek. www.coware.com/products/.
• 7: Andreas Hoffmann , Heinrich Meyr , Rainer Leupers, Architecture Exploration for Embedded Processors with Lisa, Kluwer Academic Publishers, Norwell, MA, 2002
• 8: Akira Kitajima , Makiko Itoh , Jun Sato , Akichika Shiomi , Yoshinori Takeuchi , Masaharu Imai, Effectiveness of the ASIP design system PEAS-III in design of pipelined processors, Proceedings of the 2001 conference on Asia South Pacific design automation, p.649-654, January 2001, Yokohama, Japan [doi>10.1145/370155.370573]
• 9: Mirko Loghi , Federico Angiolini , Davide Bertozzi , Luca Benini , Roberto Zafalon, Analyzing On-Chip Communication in a MPSoC Environment, Proceedings of the conference on Design, automation and test in Europe, p.20752, February 16-20, 2004
• 10: Prabhat Mishra , Nikil Dutt , Alex Nicolau, Functional abstraction driven design space exploration of heterogeneous programmable architectures, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada [doi>10.1145/500001.500061]
• 11: Real-Time Operating System for Multiprocessor Systems (RTEMS). www.rtems.com.
• 12: The SystemC initiative. www.systemc.org.
• 13: The uClinux embedded linux/microcontroller project. www.uclinux.org.
• 14: Open Core Protocol Specification, Release 2.0. www.ocpip.org, 2003.
• 15: Prosilog. Magillem. www.prosilog.com.
• 16: M. Ruggiero, F. Angiolini, F. Poletti, D. Bertozzi, L. Benini, and R. Zafalon. Scalability analysis of evolving SoC interconnect protocols. In Proceedings of the 2004 International Symposium on System-on-Chip, pages 169--172, 2004.
• 17: Sandro Rigo , Guido Araujo , Marcus Bartholomeu , Rodolfo Azevedo, ArchC: A SystemC-Based Architecture Description Language, Proceedings of the 16th Symposium on Computer Architecture and High Performance Computing (SBAC-PAD'04), p.66-73, October 27-29, 2004 [doi>10.1109/SBAC-PAD.2004.8]
• 18: Oliver Schliebusch , A. Chattopadhyay , R. Leupers , G. Ascheid , H. Meyr , Mario Steinert , Gunnar Braun , Achim Nohl, RTL Processor Synthesis for Architecture Exploration and Implementation, Proceedings of the conference on Design, automation and test in Europe, p.30156, February 16-20, 2004
• 19: SimpleScalar LLC. SimpleScalar. www.simplescalar.com.
• 20: Stergios Stergiou , Federico Angiolini , Salvatore Carta , Luigi Raffo , Davide Bertozzi , Giovanni De Micheli, ×pipes Lite: A Synthesis Oriented Design Library For Networks on Chips, Proceedings of the conference on Design, Automation and Test in Europe, p.1188-1193, March 07-11, 2005 [doi>10.1109/DATE.2005.1]
• 21: STMicroelectronics. The STBus interconnect. www.st.com.
• 22: Synopsys Inc. System Studio. www.synopsys.org.
• 23: Target Compiler Technologies N.V. The Chess/Checker Retargetable DSP Environment. www.retarget.com.
• 24: The Liberty Research Group. The Liberty Simulation Environment. http://liberty.princeton.edu/.
• 25: The MicroLib Community. MicroLib. http://microlib.org/.
• 26: The SkyEye Community. SkyEye. www.skyeye.org.
• 27: The SoCLib Partners. SoCLib. http://soclib.lip6.fr.
• 28: Virtio. Virtual Platforms. www.virtio.com.
• 29: Andreas Wieferink , Tim Kogel , Rainer Leupers , Gerd Ascheid , Heinrich Meyr , Gunnar Braun , Achim Nohl, A System Level Processor/Communication Co-Exploration Methodology for Multi-Processor System-on-Chip Platforms, Proceedings of the conference on Design, automation and test in Europe, p.21256, February 16-20, 2004