Cited By
View all- Dömer RGerstlauer APeng JShin DCai LYu HAbdi SGajski D(2008)System-on-chip environmentEURASIP Journal on Embedded Systems10.1155/2008/6479532008(1-13)Online publication date: 1-Jan-2008
In this article, we consider implementing field-programmable gate arrays (FPGAs) using a standard cell design methodology and present a framework for the automated generation of synthesizable FPGA fabrics. The open-source Verilog-to-Routing (VTR) FPGA ...
European Design and Automation Association
Leuven, Belgium
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in