Compiler-directed thermal management for VLIW functional units

ABSTRACT

As processors, memories, and other components of today's embedded systems are pushed to higher performance in more enclosed spaces, processor thermal management is quickly becoming a limiting design factor. While previous proposals mostly approached this thermal management problem from circuit and architecture angles, software can also play an important role in identifying and eliminating thermal hotspots as it is the main factor that shapes the order and frequency of accesses to different hardware components in the chip. This is particularly true for compiler-scheduled Very Long Instruction Word (VLIW) datapath.In this paper, we focus on a compiler-based approach to make the thermal profile more balanced in the integer functional units of VLIW architectures. For balanced thermal behavior and peak temperature minimization, we propose techniques based on load balancing across the integer functional units with or without rotation of functional unit usage. As leakage power is exponentially dependent on temperature and temperature is dependent on total power (i.e., switching and leakage), in our techniques, we also consider leakage power optimization by IPC tuning (instructions issued per cycle). By taking a code that is already scheduled for maximum performance as input, our scheduling strategies modify this performance-oriented schedule for balanced thermal behavior with negligible performance degradation. We simulate our scheduling strategies using a framework that consists of the Trimaran infrastructure, a power model, and the HotSpot. Our experimental results using several benchmark programs reveal that the peak temperature can be reduced through compiler scheduling.

REFERENCES

• 1: http://www.intel.com/products/server/processors/server/itanium/
• 2: http://www.isonics.com/
• 3: http://www.itrs.net/Common/2004Update/2004_000_ORTC.pdf
• 4: http://lava.cs.virginia.edu/HotSpot/index.htm
• 5: http://www.trimaran.org/
• 6: Shekhar Borkar, Design Challenges of Technology Scaling, IEEE Micro, v.19 n.4, p.23-29, July 1999 [doi>10.1109/40.782564 ]
• 7: David Brooks , Margaret Martonosi, Dynamic Thermal Management for High-Performance Microprocessors, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.171, January 20-24, 2001
• 8: Pedro Chaparro , Jose Gonzalez , Antonio Gonzalez, Thermal-Aware Clustered Microarchitectures, Proceedings of the IEEE International Conference on Computer Design (ICCD'04), p.48-53, October 11-13, 2004
• 9: Pedro Chaparro , Grigorios Magklis , Jose Gonzalez , Antonio Gonzalez, Distributing the Frontend for Temperature Reduction, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.61-70, February 12-16, 2005 [doi>10.1109/HPCA.2005.12]
• 10: Dong-Yuan Chen , Lixia Liu , Chen Fu , Shuxin Yang , Chengyong Wu , Roy Ju, Efficient Resource Management during Instruction Scheduling for the EPIC Architecture, Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques, p.36, September 27-October 01, 2003
• 11: J. Deeney. Thermal modeling and measurement of large high-power silicon devices with asymmetric power distribution. In Proceedings of the 35th International Symposium on Microelectronics, 2002.
• 12: E.M.C. Filho, E.S.T. Fernandes, and A. Wolfe. Load balancing in superscalar architectures. In Proceedings of the 22nd EUROMICRO Conference, pp. 651--658, 1996.
• 13: A. Fisher. Trace scheduling: A technique for global microcode compaction. IEEE Transactions on Computers, C-30(7):478--490, 1981.
• 14: S. Ghiasi, J. Casmira, D. Grunwald. Using IPC variation in workloads with externally specified rates to reduce power consumption. In Workshop on Complexity-Effective Design, 2000.
• 15: S.H. Gunther, F. Binns, D.M. Carmean, and J.C. Hall. Managing the impact of increasing microprocessor power consumption. Intel Technology Journal, Q1, 2001.
• 16: Steve Haga , Natasha Reeves , Rajeev Barua , Diana Marculescu, Dynamic Functional Unit Assignment for Low Power, Proceedings of the conference on Design, Automation and Test in Europe, p.11052, March 03-07, 2003
• 17: Y. Han, I. Koren, and C. A. Moritz. Temperature aware floorplanning. In Proceedings of the 2nd Workshop on Temperature Aware Computer Systems, 2005.
• 18: Seongmoo Heo , Kenneth Barr , Krste Asanović, Reducing power density through activity migration, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871561]
• 19: Michael Huang , Jose Renau , Seung-Moon Yoo , Josep Torrellas, A framework for dynamic energy efficiency and temperature management, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.202-213, December 2000, Monterey, California, United States [doi>10.1145/360128.360149]
• 20: Wen-Mei W. Hwu , Scott A. Mahlke , William Y. Chen , Pohua P. Chang , Nancy J. Warter , Roger A. Bringmann , Roland G. Ouellette , Richard E. Hank , Tokuzo Kiyohara , Grant E. Haab , John G. Holm , Daniel M. Lavery, The superblock: an effective technique for VLIW and superscalar compilation, The Journal of Supercomputing, v.7 n.1-2, p.229-248, May 1993 [doi>10.1007/BF01205185]
• 21: H. S. Kim , N. Vijaykrishnan , M. Kandemir , M. J. Irwin, Adapting instruction level parallelism for optimizing leakage in VLIW architectures, Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems, June 11-13, 2003, San Diego, California, USA
• 22: Chingren Lee , Jenq Kuen Lee , TingTing Hwang , Shi-Chun Tsai, Compiler optimization on instruction scheduling for low power, Proceedings of the 13th international symposium on System synthesis, September 20-22, 2000, Madrid, Spain [doi>10.1145/501790.501803]
• 23: Weiping Liao , Fei Li , Lei He, Microarchitecture level power and thermal simulation considering temperature dependent leakage model, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871560]
• 24: Scott A. Mahlke , David C. Lin , William Y. Chen , Richard E. Hank , Roger A. Bringmann, Effective compiler support for predicated execution using the hyperblock, Proceedings of the 25th annual international symposium on Microarchitecture, p.45-54, December 01-04, 1992, Portland, Oregon, United States
• 25: Soo-Mook Moon , Kemal Ebcioğlu, Performance analysis of tree VLIW architecture for exploiting branch ILP in non-numerical code, Proceedings of the 11th international conference on Supercomputing, p.301-308, July 07-11, 1997, Vienna, Austria [doi>10.1145/263580.263653]
• 26: Steven S. Muchnick, Advanced compiler design and implementation, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1998
• 27: Rajarshi Mukherjee , Seda Ogrenci Memik , Gokhan Memik, Temperature-aware resource allocation and binding in high-level synthesis, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA [doi>10.1145/1065579.1065633]
• 28: Andre C. Nacul , Tony Givargis, Lightweight Multitasking Support for Embedded Systems using the Phantom Serializing Compiler, Proceedings of the conference on Design, Automation and Test in Europe, p.742-747, March 07-11, 2005 [doi>10.1109/DATE.2005.197]
• 29: D. C. Pham. The design and implementation of a first-generation CELL Processor: A multi-core supercomputer SoC. In Proceedings of International Forum on Application Specific MPSoC, 2005.
• 30: Satish Pillai , Margarida F. Jacome, Compiler-Directed ILP Extraction for Clustered VLIW/EPIC Machines: Predication, Speculation and Modulo Scheduling, Proceedings of the conference on Design, Automation and Test in Europe, p.10422, March 03-07, 2003
• 31: Kevin Skadron , Tarek Abdelzaher , Mircea R. Stan, Control-Theoretic Techniques and Thermal-RC Modeling for Accurate and Localized Dynamic Thermal Management, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.17, February 02-06, 2002
• 32: Kevin Skadron , Mircea R. Stan , Karthik Sankaranarayanan , Wei Huang , Sivakumar Velusamy , David Tarjan, Temperature-aware microarchitecture: Modeling and implementation, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.1, p.94-125, March 2004 [doi>10.1145/980152.980157]
• 33: Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California
• 34: Jayanth Srinivasan , Sarita V. Adve, Predictive dynamic thermal management for multimedia applications, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA [doi>10.1145/782814.782831]
• 35: M. C. Toburen, T. M. Conte, and M. Reilly. Instruction Scheduling for Low Power Dissipation in High Performance Microprocessors. In Proceedings of the Power Driven Microarchitecture Workshop, 1998.
• 36: Yuh-Fang Tsai , David E. Duarte , N. Vijaykrishnan , Mary Jane Irwin, Characterization and modeling of run-time techniques for leakage power reduction, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.11, p.1221-1232, November 2004 [doi>10.1109/TVLSI.2004.836315]
• 37: Y-F. Tsai, A. Hegde, N. Vijaykrishnan, and M. J. Irwin. ChipPower: An Architecture-Level Leakage Simulator. In Proceedings of IEEE International SoC Conference, pp. 395--398, 2004.
• 38: R. Viswanath, V. Wakharkar, A. Watwe, and V. Lebonheur. Thermal performance challenges from silicon to systems. Intel Technology Journal, Q3, 2000.
• 39: W. Zhang , N. Vijaykrishnan , M. Kandemir , M. J. Irwin , D. Duarte , Y-F. Tsai, Exploiting VLIW schedule slacks for dynamic and leakage energy reduction, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas

INDEX TERMS

Primary Classification:
  D. Software
  D.3 PROGRAMMING LANGUAGES
      D.3.4 Processors
          Subjects: Compilers

Additional Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.1 Single Data Stream Architectures
          Subjects: RISC/CISC, VLIW architectures

General Terms:
Algorithms, Experimentation, Management

Keywords:
IPC, VLIW, thermal