Design space exploration and prototyping for on-chip multimedia applications

ABSTRACT

Traditionally, design space exploration for Systems-on-Chip (SoCs) has focused on the computational aspects of the problem at hand. However, as the number of components on a single chip and their performance continue to increase, a shift from computation-bound to communication-bound design becomes mandatory. Towards this end, this paper presents a comprehensive evaluation of two communication architectures targeting multimedia applications. Specifically, we compare and contrast the Network-on-Chip (NoC) and Point-to-Point (P2P) communication architectures in terms of power, performance, and area. As the main contribution, we present complete P2P and NoC-based implementations of a real multimedia application (MPEG-2 encoder), and provide direct measurements using a FPGA prototype and actual video clips, rather than simulation and synthetic workload. From an experi-mental standpoint, we show that the NoC architecture scales very well in terms of area, performance, power and design effort, while the P2P architecture scales poorly on all accounts except performance.

REFERENCES

• 1: William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th conference on Design automation, p.684-689, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379048]
• 2: Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002 [doi>10.1109/2.976921 ]
• 3: Axel Jantsch , Hannu Tenhunen, Networks on chip, Kluwer Academic Publishers, Hingham, MA, 2003
• 4: J. Hu and R. Marculescu, "Energy-and Performance-Aware Mapping for Regular NoC Architectures," In IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 24(4), April 2005.
• 5: Krishnan Srinivasan , Karam S. Chatha , Goran Konjevod, Linear Programming based Techniques for Synthesis of Network-on-Chip Architectures, Proceedings of the IEEE International Conference on Computer Design (ICCD'04), p.422-429, October 11-13, 2004
• 6: M. Kim, D. Kim, and G. E. Sobelman, "MPEG-4 performance analysis for a CDMA network-on-chip," In Proc. Intl. Conf. on CommunicationsCircuits and Systems (ICCCS), 2005.
• 7: Jian Liang , Sriram Swaminathan , Russell Tessier, aSOC: A Scalable, Single-Chip Communications Architecture, Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques, p.37, October 15-19, 2000
• 8: Adrijean Andriahantenaina , Alain Greiner, Micro-Network for SoC: Implementation of a 32-Port SPIN network, Proceedings of the conference on Design, Automation and Test in Europe, p.11128, March 03-07, 2003
• 9: K. Lee, et. al., "A 51mW 1.6GHz On-Chip Network for Low-Power Heterogeneous SoC Platform," In Proc. ISSCC, San Francisco, Feb. 2004.
• 10: Girish V. Varatkar , Radu Marculescu, On-chip traffic modeling and synthesis for MPEG-2 video applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.1, p.108-119, January 2004 [doi>10.1109/TVLSI.2003.820523]
• 11: Evgeny Bolotin , Israel Cidon , Ran Ginosar , Avinoam Kolodny, Cost considerations in network on chip, Integration, the VLSI Journal, v.38 n.1, p.19-42, October 2004 [doi>10.1016/j.vlsi.2004.03.006]
• 12: Jose Duato , Sudhakar Yalamanchili , Ni Lionel, Interconnection Networks: An Engineering Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2002
• 13: Umit Y. Ogras , Radu Marculescu, Energy- and Performance-Driven NoC Communication Architecture Synthesis Using a Decomposition Approach, Proceedings of the conference on Design, Automation and Test in Europe, p.352-357, March 07-11, 2005 [doi>10.1109/DATE.2005.137]
• 14: Jiang Xu , Wayne Wolf , Joerg Henkel , Srimat Chakradhar , Tiehan Lv, A Case Study in Networks-on-Chip Design for Embedded Video, Proceedings of the conference on Design, automation and test in Europe, p.20770, February 16-20, 2004
• 15: P.T. Wolkotte, et. al., "Energy model of networks-on-chip and bus," In Proc. Intl. Symp. on System-on-Chip, 2005.
• 16: Jingcao Hu , Yangdong Deng , Radu Marculescu, System-Level Point-to-Point Communication Synthesis Using Floorplanning Information, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.573, January 07-11, 2002
• 17: Hyung Gyu Lee , Kyungsoo Lee , Yongseok Choi , Naehyuck Chang, Cycle-Accurate Energy Measurement and Characterization of FPGAs, Analog Integrated Circuits and Signal Processing, v.42 n.3, p.239-251, March 2005 [doi>10.1007/s10470-005-6758-5]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS
      B.4.3 Interconnections (subsystems)
          Subjects: Topology (e.g., bus, point-to-point)

General Terms:
Design, Measurement, Performance

Keywords:
FPGA prototype, MPEG-2 encoder, networks-on-chip, point-to-point, system-on-chip