A test pattern ordering algorithm for diagnosis with truncated fail data

ABSTRACT

In this paper, we propose a test pattern ordering algorithm for fault diagnosis. Test pattern ordering is effective in situations where the fail log is truncated and contains a limited number of fail data. In such cases, higher diagnostic resolution can be achieved with the test set appropriately ordered. Test pattern ordering is independent of the diagnosis algorithm used. The higher resolution achieved by test pattern ordering is obtained at no additional cost once the test patterns have been appropriately ordered. Experimental results on two industrial designs are presented to demonstrate the effectiveness of the proposed method.

REFERENCES

• 1: R. Radojcic and M. Rencher, "Old Rules No Longer Apply", EETimes, April 2003.
• 2: Irith Pomeranz , Sudhakar M. Reddy, On Dictionary-Based Fault Location in Digital Logic Circuits, IEEE Transactions on Computers, v.46 n.1, p.48-59, January 1997 [doi>10.1109/12.559802 ]
• 3: V. Boppana , I. Hartanto , W. K. Fuchs, Full fault dictionary storage based on labeled tree encoding, Proceedings of the 14th IEEE VLSI Test Symposium (VTS '96), p.174, April 28-May 01, 1996
• 4: B. Chess, T. Larrabee, "Creating Small Fault Dictionaries", IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, iss. 3, pp. 346--356, 1999.
• 5: Wanli Jiang , Bapiraju Vinnakota, Defect-Oriented Test Scheduling, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.433, April 26-30, 1999
• 6: Xijiang Lin , Janusz Rajski , Irith Pomeranz , Sudhakar M. Reddy, On static test compaction and test pattern ordering for scan designs, Proceedings of the IEEE International Test Conference 2001, p.1088-1097, October 30-November 01, 2001
• 7: Elizabeth M. Rudnick , W. Kent Fuchs , Janak H. Patel, Diagnostic Fault Simulation of Sequential Circuits, Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design, p.178-186, September 20-24, 1992
• 8: P. Camurati, et. al., "A Diagnostic Test Pattern Generation Algorithm", ITC, pp. 52--58, 1990.
• 9: K. Kubiak , S. Parkes , W. K. Fuchs , R. Saleh, Exact evaluation of diagnostic test resolution, Proceedings of the 29th ACM/IEEE conference on Design automation, p.347-352, June 08-12, 1992, Anaheim, California, United States
• 10: Paul G. Ryan , W. Kent Fuchs , Irith Pomeranz, Fault dictionary compression and equivalence class computation for sequential circuits, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.508-511, November 07-11, 1993, Santa Clara, California, United States
• 11: Andrew C. Evans, Applications of Semiconductor Test Economics, and Multisite Testing to Lower Cost of Test, Proceedings of the 1999 IEEE International Test Conference, p.113, September 28-30, 1999
• 12: Ajay Khoche , Rohit Kapur , David Armstrong , T. W. Williams , Mick Tegethoff , Jochen Rivoir, A new methodology for improved tester utilization, Proceedings of the IEEE International Test Conference 2001, p.916-923, October 30-November 01, 2001
• 13: Erik H. Volkerink , Ajay Khoche , Jochen Rivoir , Klaus D. Hilliges, Test Economics for Multi-site Test with Modern Cost Reduction Techniques, Proceedings of the 20th IEEE VLSI Test Symposium, p.411, April 28-May 02, 2002
• 14: Vikram Iyengar , Sandeep Kumar Goel , Erik Jan Marinissen , Krishnendu Chakrabarty, Test Resource Optimization for Multi-Site Testing of SOCs Under ATE Memory Depth Constraints, Proceedings of the 2002 IEEE International Test Conference, p.1159, October 07-10, 2002
• 15: S. K. Goel and E. J. Marinissen, "Optimisation of On-chip Design-for-test Infrastructure for Maximal Multi-site Test Throughput", IEE Proc. On Computer and Digital Techniques, pp. 442--456, vol. 152, no. 3, 2005.
• 16: V. Dabholkar, S. Chakravarty, I. Pomeranz, S. Reddy, "Techniques for Minimizing Power Dissipation in Scan and Combinational Circuits During Test Application", IEEE Trans. On Computer-Aided Design of Integrated Circuits and Systems, pp. 1325--1333, vol. 17, no. 12, 1998.
• 17: Paulo F. Flores , José C. Costa , Horácio C. Neto , Josá C. Monteiro , Joao P. Marques Silva, Assignment and Reordering of Incompletely Specified Pattern Sequences Targetting Minimum Power Dissipation, Proceedings of the 12th International Conference on VLSI Design - 'VLSI for the Information Appliance', p.37, January 10-13, 1999
• 18: P. Girard, C. Landrault, S. Pravossoudovitch, D. Severac, "Reduction of Power Consumption During Test Application by Test Vector Ordering", IEE Electronic Letters, pp. 1752--1754, vol. 33, no. 21, 1997.
• 19: P. M. Rosinger, B. M. Al-Hashimi, and N. Nicolici, "Power Profile Manipulation: a New Approach for Reducing Test Application Time under Power Constraints:, IEEE Trans. On Computer-Aided Design of Integrated Circuits and Systems, pp. 1217--1225, vol. 21, no. 10, 2002.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.1 Reliability, Testing, and Fault-Tolerance

General Terms:
Algorithms, Reliability

Keywords:
diagnosis, test pattern ordering, truncated fail data