Software architecture exploration for high-performance security processing on a multiprocessor mobile SoC

ABSTRACT

We present a systematic methodology for exploring the security processing software architecture for a commercial heterogeneous multiprocessor system-on-chip (SoC) for mobile devices. The SoC contains multiple host processors executing applications and a dedicated programmable security processing engine. We developed an exploration methodology to map the code and data of security software libraries onto the platform, with the objective of maximizing the overall application-visible performance. The salient features of the methodology include (i) the use of real performance measurements from a prototyping board that contains the target platform to drive the exploration, (ii) a new data structure access profiling framework that allows us to accurately model the communication overheads involved in offloading a given set of functions to the security processor, and (iii) an exact branch-and-bound based design space exploration algorithm that determines the best mapping of security library functions and data structures to the host and security processors.We used the proposed framework to map a commercial security library to the target mobile application SoC. The resulting optimized software architecture outperformed several manually-designed software architectures, resulting in upto 12.5X speedup for individual cryptographic operations (encryption, hashing) and 2.2X-6.2X speedup for applications such as a Digital Rights Management (DRM) agent and Secure Sockets Layer (SSL) client. We also demonstrate the applicability of our framework to software architecture exploration in other multiprocessor scenarios.

REFERENCES

• 1: ePaynews - Mobile Commerce Statistics. http://www.epaynews.com/statistics/mcommstats.html
• 2: OMAP Platform - Overview. Texas Instruments Inc. (http://www.ti.com/sc/omap).
• 3: S. Torii et al., "A 600MIPS 120mW 70uA leakage triple-CPU mobile application processor chip," inProc. IEEE Solid-State Circuits Conf., Feb. 2005, pp. 136--138.
• 4: T. Ichikawa, T. Kasuya, and M. Matsui, "Hardware evaluation of the AES finalists," inProc. 3rd AES Candidate Conf., Apr. 2000, pp. 279--285.
• 5: I. Verbauwhede, P. Schaumont, and H. Kuo, "Design and performance testing of a 2.29 Gb/s Rijndael processor,"IEEEJ. Solid-State Circuits, pp. 569--572, Mar. 2003.
• 6: Akashi Satoh , Tadanobu Inoue, ASIC-Hardware-Focused Comparison for Hash Functions MD5, RIPEMD-160, and SHS, Proceedings of the International Conference on Information Technology: Coding and Computing (ITCC'05) - Volume I, p.532-537, April 04-06, 2005 [doi>10.1109/ITCC.2005.92]
• 7: M. Shand and J. E. Vuillemin, "Fast implementations of RSAcryptography," inProc. IEEESymp. Computer Arithmetic, June 1993, pp. 252--259.
• 8: C. K. Koc, "RSAhardware implementation," RSA Laboratories, Tech. Rep., Apr. 1996.
• 9: James Goodman , Anantha Chandrakasan, An Energy Efficient Reconfigurable Public-Key Cryptograhpy Processor Architecture, Proceedings of the Second International Workshop on Cryptographic Hardware and Embedded Systems, p.175-190, August 17-18, 2000
• 10: Srivaths Ravi , Anand Raghunathan , Nachiketh Potlapally , Murugan Sankaradass, System design methodologies for a wireless security processing platform, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514113]
• 11: Ruby B. Lee , Zhijie Shi , Xiao Yang, Cryptography Efficient Permutation Instructions for Fast Software, IEEE Micro, v.21 n.6, p.56-69, November 2001 [doi>10.1109/40.977759 ]
• 12: Jerome Burke , John McDonald , Todd Austin, Architectural support for fast symmetric-key cryptography, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.178-189, November 2000, Cambridge, Massachusetts, United States
• 13: N. Potlapally, S. Ravi, A. Raghunathan, and G. Lakshminarayana, "Algorithm exploration for efficient public-key security processing on wireless handsets," inProc. DATE Designers Forum, Mar. 2002, pp. 42--46.
• 14: Patrick Schaumont , Ingrid Verbauwhede, Domain-Specific Codesign for Embedded Security, Computer, v.36 n.4, p.68-74, April 2003 [doi>10.1109/MC.2003.1193231 ]
• 15: Giovanni De Micheli , Rolf Ernst , Wayne Wolf, Readings in hardware/software co-design, Kluwer Academic Publishers, Norwell, MA, 2001
• 16: Valgrind. http://valgrind.org
• 17: IBM Rational software. http://www-306.ibm.com/software/rational/
• 18: Bruce Schneier, Applied cryptography (2nd ed.): protocols, algorithms, and source code in C, John Wiley & Sons, Inc., New York, NY, 1995
• 19: Open SSLProject. http://www.openssl.org.
• 20: DRMSpecificationhttp://www.openmobilealliance.org.
• 21: Daniel Thull , Roberto Sannino, Performance Considerations for an Embedded Implementation of OMA DRM 2, Proceedings of the conference on Design, Automation and Test in Europe, p.46-51, March 07-11, 2005 [doi>10.1109/DATE.2005.237]

INDEX TERMS

Primary Classification:
  D. Software
  D.2 SOFTWARE ENGINEERING
        D.2.11 Software Architectures
            Subjects: Domain-specific architectures

General Terms:
Performance, Security

Keywords:
computation offloading, software partitioning