ExtensiveSlackBalance: an approach to make front-end tools aware of clock skew scheduling

ABSTRACT

In the traditional ASIC flow, clock skew scheduling (CSS), as a method to improve timing, is usually employed during the CTS (clock tree synthesis) step while front-end tools do not take clock skew as a manageable resource. This limits the potential of the subsequent CSS. To overcome such limitations, we design an enhanced CSS algorithm ExtensiveSlackBalance and integrate it into the back-annotation and re-optimization iterations of the current industrial flow. Experiment results show that, the clock frequency can be improved to 26.2% on average compared to 6.4% in the traditional ASIC flow.

REFERENCES

• 1: C. Albrecht , B. Korte , J. Schietke , J. Vygen, Cycle time and slack optimization for VLSI-chips, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.232-238, November 07-11, 1999, San Jose, California, United States
• 2: Rishi Chaturvedi , Jiang Hu, A Simple Yet Effective Merging Scheme for Prescribed-Skew Clock Routing, Proceedings of the 21st International Conference on Computer Design, p.282, October 13-15, 2003
• 3: John P. Fishburn, Clock Skew Optimization, IEEE Transactions on Computers, v.39 n.7, p.945-951, July 1990 [doi>10.1109/12.55696 ]
• 4: Shih-Hsu Huang , Yow-Tyng Nieh, Clock Period Minimization of Non-Zero Clock Skew Circuits, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.809, November 09-13, 2003 [doi>10.1109/ICCAD.2003.47]
• 5: A. P. Hurst , P. Chong , A. Kuehlmann, Physical placement driven by sequential timing analysis, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.379-386, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382605]
• 6: José Luis Neves , Eby G. Friedman, Optimal clock skew scheduling tolerant to process variations, Proceedings of the 33rd annual conference on Design automation, p.623-628, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240636]
• 7: Marios C. Papaefthymiou, Understanding retiming through maximum average-delay cycles, Proceedings of the 3rd ACM symposium on Parallel algorithms and architectures, p.65-84, January 1994, Hilton Head, South Carolina, United States
• 8: Kaushik Ravindran , Andreas Kuehlmann , Ellen Sentovich, Multi-Domain Clock Skew Scheduling, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.801, November 09-13, 2003 [doi>10.1109/ICCAD.2003.100]
• 9: D. Velenis, K. T. Tang, I. S. Kourtev, V. Adler, F. Baez, and E. G. Friedman. Demonstration of speed enhancements on an industrial circuit through application of non-zero clock skew scheduling. Proc. ICECS 2:1021--1025, Sept. 2001.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.3 Design Aids
          Subjects: Optimization

General Terms:
Algorithms

Keywords:
back-annotation, clock skew, logic synthesis, skew scheduling