Exploring compromises among timing, power and temperature in three-dimensional integrated circuits

ABSTRACT

Three-dimensional integrated circuits (3DICs) have the potential to reduce interconnect lengths and improve digital system performance. However, heat removal is more difficult in 3DICs, and the higher temperatures increase delay and leakage power, potentially negating the performance improvement. Thermal vias can help to remove heat, but they create routing congestion, which also leads to longer interconnects. It is therefore very difficult to tell whether or not a particular system may benefit from 3D integration. In order to help understand this trade-off, physical design experiments were performed on a low-power and a high-performance design in an existing 3DIC technology. Each design was partitioned and routed with varying numbers of tiers and thermal-via densities. A thermal-analysis methodology is developed to predict the final performance. Results show that the lowest energy per operation and delay are achieved with 4 or 5 tiers. These results show a reduction in energy and delay of up to 27% and 20% compared to a traditional 2DIC approach. In addition, it is shown that thermal-vias offer no performance benefit for the low-power system and only marginal benefit for the high-performance system.

REFERENCES

• 1: G. Groeseneken, et al"Temperature Dependence of Threshold Voltage in Thin-Film SOI MOSFET's", IEDL, Vol. 11, No. 8, Aug. 1990.
• 2: Haihua Su , Frank Liu , Anirudh Devgan , Emrah Acar , Sani Nassif, Full chip leakage estimation considering power supply and temperature variations, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871529]
• 3: W. Liao, L. He and K. M. Lepak, "Temperature and Supply Voltage Aware Performance and Power Modeling at Microarchitecture Level", TCAD, Vol. 24, No. 7, Jul. 2005.
• 4: A. Rahman, A. Fan and R. Reif, "Thermal analysis of three-dimensional (3-D) integrated circuits (ICs)", IITC, June 2001.
• 5: Brent Goplen , Sachin Sapatnekar, Thermal via placement in 3D ICs, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA [doi>10.1145/1055137.1055171]
• 6: J. Cong , Yan Zhang, Thermal via planning for 3-D ICs, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.745-752, November 06-10, 2005, San Jose, CA
• 7: A Comprehensive Layout Methodology and Layout-Specific Circuit Analyses for Three-Dimensional Integrated Circuits, Proceedings of the 3rd International Symposium on Quality Electronic Design, p.246, March 18-21, 2002
• 8: Brent Goplen , Sachin Sapatnekar, Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.86, November 09-13, 2003 [doi>10.1109/ICCAD.2003.60]
• 9: J. Cong , Jie Wei , Yan Zhang, A thermal-driven floorplanning algorithm for 3D ICs, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.306-313, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382591]
• 10: K. Banerjee, S. J. Souri, P. Kapur and K. C. Saraswat, "3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration", Proceedings of the IEEE, May 2001.
• 11: A. Bellaouar A., A. Fridi, M. J. Elmasry and K. Itoh, "Supply voltage scaling for temperature insensitive CMOS circuit operation". TCAS II, Mar 1998.
• 12: S. Im and Banerjee, "Full chip thermal analysis of planar (2-D) and vertically integrated (3-D) high performance ICs", IEDM 2000.
• 13: Ting Yen Chiang , Kaustav Banerjee , Krishna C. Saraswat, Compact modeling and SPICE-based simulation for electrothermal analysis of multilevel ULSI interconnects, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
• 14: K. Kanda, K. Nose, H. Kawaguchi and T. Sakurai "Design impact of positive temperature dependence on drain current in sub-1-V CMOS VLSIs". JSSCC, Oct. 2001.
• 15: R. Zhang, K. Roy, Cheng-Kok Koh, D.B. Janes, "Power trends and performance characterization of 3-dimensional integration for future technology generations", ISQED, Mar. 2001.
• 16: Shamik Das , Anantha Chandrakasan , Rafael Reif, Design tools for 3-D integrated circuits, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan [doi>10.1145/1119772.1119783]
• 17: Bryan Black , Donald W. Nelson , Clair Webb , Nick Samra, 3D Processing Technology and Its Impact on iA32 Microprocessors, Proceedings of the IEEE International Conference on Computer Design (ICCD'04), p.316-318, October 11-13, 2004
• 18: G. Karypis and V. Kumar, The METIS Serial Graph Partitioning Tool, available online at http://www-users.cs.umn.edu/~karypis/metis
• 19: W. Rhett Davis , John Wilson , Stephen Mick , Jian Xu , Hao Hua , Christopher Mineo , Ambarish M. Sule , Michael Steer , Paul D. Franzon, Demystifying 3D ICs: The Pros and Cons of Going Vertical, IEEE Design & Test, v.22 n.6, p.498-510, November 2005 [doi>10.1109/MDT.2005.136]
• 20: H. Hua, C. Mineo, S. Melamed and W. R. Davis, "The 3DIC Phase 1 Place and Route Flow". NCSU Design-Flow Database, available online at http://www.ece.ncsu.edu/muse/flowdb
• 21: V. Suntharalingam et al, "Megapixel CMOS Image Sensor Fabrication in Three-Dimensional Integrated Circuit Technology", ISSCC, Feb. 2005.
• 22: OpenRISC Reference Platform System-on-a-Chip and OpenRISC 1200 IP Core Specification, available online at http://www.opencores.org/projects.cgi/web/or1k/orpsoc

INDEX TERMS

General Terms:
Design, Experimentation, Performance

Keywords:
3DIC, design flow, temperature dependency, trade off