Heiner Giefers
ABSTRACT
In this paper, we present an approach for low--power driven synthesis based on local frequency/voltage scaling. During the scheduling phase of the High--Level Synthesis (HLS) the design is partitioned into different frequency/voltage islands. Operators within these islands, are encapsulated by wrappers to ensure correct dataflow between the islands. A wrapper consists of a clock generator and input- and output ports. The local clocks are calculated by dividing the global clock signal. With the developed wrappers we are able to automatically integrate local frequency/voltage scaling for our target architecture by our HLS tool. As an example we implement the inverse discrete cosine transformation (IDCT).
- T. Burd, T. A. Pering, A. J. Stratakos, and R. W. Brodersen. A dynamic voltage scaled microprocessor system. In IEEE J. Solid-State Circ. 35, pages 1571--1580, 11 Nov. 2000.Google Scholar
Cross Ref
- J. M. Chang and M. Pedram. Energy minimization using multiple supply voltages. In IEEE Trans. VLSI Syst. 5, pages 436--443, 4 Dec. 1997. Google ScholarDigital Library
- F. Dittmann, A. Rettberg, T. Lehmann, and M. C. Zanella. Invariants for distributed local control elements of a new synchronous bit-serial architecture. In Second IEEE International Workshop on Electronic Desing, Test and Applications (DELTA 2004), pages 245--250, Perth, Western Australia, 28--30 Jan. 2004. Google ScholarDigital Library
- F. Dittmann, A. Rettberg, and R. Weber. Path concepts for a reconfigurable bit-serial synchronous architecture. In Proceedings of the 2005 IFIP International Conference on Embedded And Ubiquitous Computing (EUC'2005), Nagasaki, Japan, 6-9 Dec. 2005. Google ScholarDigital Library
- C. H. Hsu, U. Kremer, and M. Hsiao. Compiler-directed dynamic frequency and voltage scheduling. In In Proceedings of the Workshop on Power-Aware Computer Systems, pages 65--81, 2000. Google ScholarDigital Library
- http://www.vlsitechnology.org. Vlsi and asic technology standard cell library design.Google Scholar
- M. Johnson and K. Roy. Datapath scheduling with multiple supply voltages and level converters. In ACM Trans. Des. Automat. Electron. Syst., pages 227--248, 2-3 July 1997. Google ScholarDigital Library
- Y. R. Lin, C. T. Hwang, and A. C. H. Wu. Scheduling techniques for variable voltage low power design. In ACM Trans. Des. Automat. Electron. Syst. 2, pages 81--97, 2 Apr. 1997. Google ScholarDigital Library
- Magma-Design-Automation. Enabling Low Power Design Within an RTL-to-GDSII Implementation Flow. White Paper, 2004.Google Scholar
- S. P. Mohanty, N. Ranganathan, and S. K. Chappidi. An ilp-based scheduling scheme for energy efficient high performance datapath synthesis. In In Proceedings of the International Symposium on Circuits and Systems (Vol. 5), pages 313--316, 2003.Google ScholarCross Ref
- T. Pering, T. Burd, and R. W. Brodersen. Voltage scheduling in the lparm microprocessor system. In In Proceedings of the International Symposium on Low Power Electronics and Design, pages 96--101, 2000. Google ScholarDigital Library
- A. Rettberg, F. Dittmann, M. C. Zanella, and T. Lehmann. Towards a high-level synthesis of reconfigurable bit-serial architectures. In Proceedings of the 16th Symposium on Integrated Circuits and System Design (SBCCI), Sao Paulo, Brazil, 8-11 Sept. 2003. Google ScholarDigital Library
- A. Rettberg, T. Lehmann, M. C. Zanella, and C. Bobda. Selbststeuernde rekonfigurierbare bit-serielle pipelinearchitektur. Deutsches Patent- und Markenamt, Dec. 2004. Patent-No. 10308510.Google Scholar
- A. Rettberg, M. C. Zanella, C. Bobda, and T. Lehmann. A fully self-timed bit-serial pipeline architecture for embedded systems. In Proceedings of the Design Automation and Test Conference (DATE), Messe Munich, Munich, Germany, 3-7 Mar. 2003. Google ScholarDigital Library
- M. Sarrafzadeh and S. Raje. Scheduling with multiple voltages under resource constraints. In In Proceedings of the IEEE Symposium on Circuits and Systems (Vol. 1), pages 350--353, 1999.Google ScholarCross Ref
- G. Semeraro, G. Magklis, R. Balasubramonian, D. Albonesi, S. Dwarkadas, and M. Scott. Dynamic frequency and voltage control for a multiple clock domain microarchitecture. In Intl. Symp. on Microarchitecture (MICRO), pages 356--367, 2002. Google ScholarDigital Library
- Synopsys Inc. Galaxy Design Plattform -- Multi-voltage Design. Technical report, Synopsys Inc., Aug. 2005.Google Scholar
Index Terms
- Energy aware multiple clock domain scheduling for a bit-serial, self-timed architecture
Recommendations
Datapath scheduling with multiple supply voltages and level converters
We present an algorithm called MOVER (Multiple Operating Voltage Energy Reduction) to minimize datapath energy dissipation through use of multiple supply voltages. In a single voltage design, the critical path length, clock period, and number of control ...
Energy-efficient datapath scheduling using multiple voltages and dynamic clocking
Recently, dynamic frequency scaling has been explored at the CPU and system levels for power optimization. Low-power datapath scheduling using multiple supply voltages has been well researched. In this work, we develop new datapath scheduling algorithms ...
Optimal simultaneous module and multivoltage assignment for low power
Reducing power consumption through high-level synthesis has attracted a growing interest from researchers due to its large potential for power reduction. In this work we study functional unit binding (or module assignment) given a scheduled data flow ...
Comments