article

A new efficient EDA tool design methodology

Authors:

El Mostapha Aboulhamid,

Gabriela NicolescuAuthors Info & Claims

ACM Transactions on Embedded Computing Systems (TECS), Volume 5, Issue 2

Pages 408 - 430

https://doi.org/10.1145/1151074.1151082

Published: 01 May 2006 Publication History

Abstract

New sophisticated EDA tools and methodologies will be needed to make products viable in the future marketplace by simplifying the various design stages. These tools will permit system design at a high abstraction level and enable automatic refinement through several abstraction levels to obtain a final prototype. They will have to be based on representations that are clean, complete, and easy to manipulate. In order to develop these new EDA tools, key features such as standardization, metadata programming, reflectivity, and introspection are needed. This work proposes a .Net Framework-based methodology, which possesses all these required key features. This methodology simplifies specification, synthesis, and validation of systems and enables the efficient creation/customization of EDA tools at low cost and development time. We show the effectiveness of this methodology by presenting its application for the design of a new EDA tool called ESys .Net (Embedded System design with .Net). We emphasize the specification and simulation aspects of this tool.

References

[1]

Albahari, B. 2000. A Comparative Overview of C&num;. Available from: http://genamics.com/developer/csharp_comparative.htm.

[2]

Bailey, S. 2003. “Comparison of VHDL, Verilog and SystemVerilog,” Model Technology, Digital Simulation White Paper.

[3]

Dalpasso, M., Benini, L., and Bogliolo, A. 2002. Virtual simulation of distributed IP-based designs. Design and Test of Computers, IEEE, 19, 92--104.

Digital Library

[4]

Doucet, F., Shukla, S., and Gupta, R., 10382. 2003. Introspection in system-level language frameworks: meta-level vs. integrated. In Proceedings of the Conference on Design, Automation and Test in Europe, March 03 - 07, IEEE Computer Society, Washington, DC.

[5]

Doulos 2003. SystemC in Europe---current usage and future requirements. Available from: http://www.doulos.com/systemc_report/

[6]

Ecma/iso 2003. ECMA and ISO/IEC C&num; and Common Language Infrastructure Standards. Available from: http://msdn.microsoft.com/netframework/ecma/.

[7]

Goering, R. 2003. Researchers tap .Net, C&num; for system-level design. Available from: http://www.eetimes.com/.

[8]

Gorse, N., Metzger, M., Lapalme, J., Aboulhamid, E. M., Savaria, Y., and Nicolescu, G. 2004. Enhancing ESys.Net with a semi-formal verification layer. In Proceedings of the 16th IEEE Intl Conference on Microelectronics (ICM'04), Tunis, Tunisia, Dec. 2004. 388--391.

[9]

Itrs 2005. International Technology Roadmap for Semiconductors, Edition 2003. Available from: http://public.itrs.net/.

[10]

Jerraya, A., and Ernst, R. 1999. Multi-language system design. In Proceedings of the Conference on Design, Automation and Test in Europe DATE '99, Munich, Germany, ACM Press, New York, NY, 134.

[11]

Keating, M. and Bricaud, P. 1999. Reuse Methodology Manual, Kluwer Academic Publi., Boston, MA.

[12]

Kilgore, R. A. 2002. Open source initiatives for simulation software: multi-language, open-source modeling using the microsoft .NET architecture. In Proceedings of the 34th Conference on Winter Simulation: Exploring New Frontiers, San Diego, CA, December 08--11, 2002. 629--633.

[13]

Lapalme, J., Aboulhamid, E. M., Nicolescu, G., Charest, L., David, J.-P., Boyer, F., and Bois, G. 2004. ESys.NET: A new solution for embedded systems modeling and simulation. In Proceedings of the ACM SIGPLAN/SIGBED 2004 Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES'04), Washington, DC, June 11--13, 2004. 107--114.

[14]

Lapalme, J., Aboulhamid, E. M., and Nicolescu, G. 2005. Leveraging model representations for system level design tools. In Proceedings of the 16th IEEE International Workshop on Rapid System Prototyping (RSP'05), Montreal, Canada, June 2005. 33--39.

Digital Library

[15]

Lee, E. A., and Neuendorffer, S. 2000. “MoML---A Modeling Markup Language in XML, Version 0.4,” U. of California, Berkeley, Technical Memorandum UCB/ERL M00/12.

[16]

Microsoft 2005. Microsoft .NET Framework. Available from: http://msdn.microsoft.com/netframework/.

[17]

Newkirk, J., and Vorontsov, A. A. 2002. How .NET's custom attributes affect design. IEEE Software, 19, 18--20.

Digital Library

[18]

Nicolescu, G., Yoo, S., Bouchhima, A., and Jerraya, A. A. 2002. Validation in a component-based design flow for multicore SoCs. In Proceedings of the 15th international Symposium on System Synthesis ISSS'02, Kyoto, Japan, October 02--04, ACM Press, New York, NY. 162--167.

[19]

Rich, D. I. 2003. The Evolution of SystemVerilog. IEEE Design and Test of Computers, 20. 82--84.

Digital Library

[20]

Shankar, A. 2003. Implementing Coroutines for .Net by Wrapping the Unmanaged Fiber API. Available from: http://msdn.microsoft.com/msdnmag/issues/03/09/CoroutinesinNET/default.aspx.

[21]

Sutherland, S. 2002. The Verilog PLI Handbook, Kluwer, Acad. Publ., Boston, MA.

[22]

Synopsys 2001. CoCentric® System Studio.

[23]

The Open Systemc Initiative (OSCI). 2005. SystemC 2.1 Language Reference Manual. Available from: http://www.systemc.org/.

[24]

The World Wide Web Consortium (W3C). 2005. Extensible Markup Language (XML). Available from: http://www.w3.org/XML.

[25]

Yoo, S., Bacivarov, I., Bouchhima, A., Paviot, Y., and Jerraya, A. A. 2003. Building fast and accurate SW simulation models based on hardware abstraction layer and simulation environment abstraction layer. In Proceedings of the Conference on Design, Automation and Test in Europe, March 03--07, 2003, IEEE Computer Society, Washington, DC.

Cited By

Anane AAboulhamid E(2015)A Transaction-Based Environment for System Modeling and Parallel SimulationInternational Journal of Parallel Programming10.1007/s10766-013-0303-443:1(24-58)Online publication date: 1-Feb-2015
https://dl.acm.org/doi/10.1007/s10766-013-0303-4
Anane AAboulhamid ESavaria Y(2012)System modeling and multicore simulation using transactions2012 International Conference on Embedded Computer Systems (SAMOS)10.1109/SAMOS.2012.6404156(41-50)Online publication date: Jul-2012
https://doi.org/10.1109/SAMOS.2012.6404156
Albertini BRigo SAraujo G(2012)Computational reflection and its application to platform verificationDesign Automation for Embedded Systems10.1007/s10617-011-9082-616:1(1-17)Online publication date: 1-Mar-2012
https://dl.acm.org/doi/10.1007/s10617-011-9082-6
Show More Cited By

Index Terms

A new efficient EDA tool design methodology

Recommendations

ESys.Net: a new solution for embedded systems modeling and simulation
LCTES '04

The next generation of tools for embedded systems design will represent a common arena for several cooperating groups. These tools will permit system design at a high abstraction level and enable automatic refinement through several abstraction levels ...
ESys.Net: a new solution for embedded systems modeling and simulation
LCTES '04: Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems

The next generation of tools for embedded systems design will represent a common arena for several cooperating groups. These tools will permit system design at a high abstraction level and enable automatic refinement through several abstraction levels ...
DBHI: A Tool for Decoupled Functional Hardware-Software Co-Design on SoCs
FPGA '20: Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

This paper presents a system-level co-simulation and co-verification workflow to ease the transition from a software-only procedure, executed in a General Purpose processor, to the integration of a custom hardware accelerator developed in a Hardware ...

Comments

Information & Contributors

Information

Published In

cover image ACM Transactions on Embedded Computing Systems

ACM Transactions on Embedded Computing Systems Volume 5, Issue 2

May 2006

253 pages

ISSN:1539-9087

EISSN:1558-3465

DOI:10.1145/1151074

Issue’s Table of Contents

Copyright © 2006 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 01 May 2006

Published in TECS Volume 5, Issue 2

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

9
Total Citations
View Citations
834
Total Downloads

Downloads (Last 12 months)9
Downloads (Last 6 weeks)1

Reflects downloads up to 05 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Anane AAboulhamid E(2015)A Transaction-Based Environment for System Modeling and Parallel SimulationInternational Journal of Parallel Programming10.1007/s10766-013-0303-443:1(24-58)Online publication date: 1-Feb-2015
https://dl.acm.org/doi/10.1007/s10766-013-0303-4
Anane AAboulhamid ESavaria Y(2012)System modeling and multicore simulation using transactions2012 International Conference on Embedded Computer Systems (SAMOS)10.1109/SAMOS.2012.6404156(41-50)Online publication date: Jul-2012
https://doi.org/10.1109/SAMOS.2012.6404156
Albertini BRigo SAraujo G(2012)Computational reflection and its application to platform verificationDesign Automation for Embedded Systems10.1007/s10617-011-9082-616:1(1-17)Online publication date: 1-Mar-2012
https://dl.acm.org/doi/10.1007/s10617-011-9082-6
Mostapha Aboulhamid ERousseau F(2010)ReferencesSystem Level Design with .Net Technology10.1201/9781439812129.bmatt(281-296)Online publication date: 19-Feb-2010
https://doi.org/10.1201/9781439812129.bmatt
Ahmed WMyers D(2010)Concept-based partitioning for large multidomain multifunctional embedded systemsACM Transactions on Design Automation of Electronic Systems10.1145/1754405.175440715:3(1-41)Online publication date: 10-Jun-2010
https://dl.acm.org/doi/10.1145/1754405.1754407
Metzger MAnane ARousseau FVachon JAboulhamid E(2009)Introspection mechanisms for runtime verification in a system-level design environmentMicroelectronics Journal10.1016/j.mejo.2008.04.01040:7(1124-1134)Online publication date: 1-Jul-2009
https://dl.acm.org/doi/10.1016/j.mejo.2008.04.010
Mathaikutty DShukla S(2008)Mining metadata for composability of IPs from SystemC IP libraryDesign Automation for Embedded Systems10.1007/s10617-008-9013-312:1-2(63-94)Online publication date: 1-Jun-2008
https://dl.acm.org/doi/10.1007/s10617-008-9013-3
Albertini BRigo SAraujo GAraujo CBarros EAzevedo WHa SChoi KDutt NTeich J(2007)A computational reflection mechanism to support platform debugging in SystemCProceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis10.1145/1289816.1289838(81-86)Online publication date: 30-Sep-2007
https://dl.acm.org/doi/10.1145/1289816.1289838
Metzger MBastien FRousseau FVachon JAboulhamid E(2006)Introspection Mechanisms for Semi-Formal Verification in a System-Level Design EnvironmentProceedings of the Seventeenth IEEE International Workshop on Rapid System Prototyping10.1109/RSP.2006.22(91-97)Online publication date: 14-Jun-2006
https://dl.acm.org/doi/10.1109/RSP.2006.22

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Issue’s Table of Contents