skip to main content
10.5555/1162708.1163089acmconferencesArticle/Chapter ViewAbstractPublication PageswscConference Proceedingsconference-collections
Article

Analysis of production control methods for semiconductor research and development fabs using simulation

Published: 04 December 2005 Publication History

Abstract

A semiconductor company must bring technology to the market as soon as its application is deemed feasible to be a leader in the industry. The goal of this paper is to investigate production control methods in semiconductor R&D fabs to minimize the time to market for the aforementioned technology. Simulation models of a representative R&D fab are run with different levels of bottleneck utilization, lot priorities, primary and secondary dispatching strategies and due date tightness as treatment combinations in a formally designed experiment. The fab performance measures are percent on time delivery, average cycle time, standard deviation of cycle time and average work-in-process. Fab characteristics are found to influence the application of dispatching rules. However, several dispatching rules are found to be robust across performance measures.

References

[1]
Busch, M. L. 2001. Trade warriors states, firms, and strategic-trade policy in high-technology competition. Cambridge: Cambridge University Press.
[2]
Domaschke, J., S. Brown, J. Robinson, and F. Leibl. 1998. Effective implementation of cycle time reduction strategies for semiconductor back-end manufacturing. In Proceedings of the 1998 Winter Simulation Conference, ed. D. J. Medeiros, E. F. Watson, J. S. Carson, and M. S. Manivannan, 985--992. Piscataway, New Jersey: Institute of Electrical and Electronics Engineers.
[3]
Ehteshami, B., R. G. Petrakian, and P. M. Shabe. 1992. Trade-offs in cycle time management: hot lots. IEEE Transactions on Semiconductor Manufacturing, 5(2): 101--106.
[4]
Green, E. M. 1996. Economic security and high technology competition in an age of transition: the case of the semiconductor industry. Westport, Connecticut: Praeger Publishers.
[5]
Hira, R. 2003. Top 100 R&D spenders. IEEE Spectrum, 40(10): 33--36.
[6]
Janakiram, M. 1996. Cycle time reduction at Motorola's ACT fab. In Proceedings of the 1996 Advanced Semiconductor Manufacturing Conference and Workshop, 465--469. Piscataway, New Jersey: Institute of Electrical and Electronics Engineers.
[7]
Johal, S. 1998. Simulation reduces product cycle time. Semiconductor International, 21(4): 101--102.
[8]
Liao, D-Y., S-C. Chang, K. W. Pei, and C-M. Chang. 1996. Daily scheduling for R&D semiconductor fabrication. IEEE Transactions on Semiconductor Manufacturing, 9(4): 550--561.
[9]
Lu, S. C. H., D. Ramaswamy, and P. R. Kumar. 1994. Efficient scheduling policies to reduce mean and variance of cycle-time in semiconductor manufacturing plants, IEEE Transactions on Semiconductor Manufacturing, 7(3): 374--385.
[10]
Narahari, Y., and L. M. Khan. 1997. Modeling the effect of hot lots in semiconductor manufacturing systems. IEEE Transactions on Semiconductor Manufacturing, 10(1): 185--188.
[11]
Phillips, T. (1998). Autosched AP by Autosimulations. In Proceedings of the 1998 Winter Simulation Conference, ed. D. J. Medeiros, E. F. Watson, J. S. Carson, and M. S. Manivannan, 219--222. Piscataway, New Jersey: Institute of Electrical and Electronics Engineers.
[12]
Pierce, N. G., and A. Yost. 1995. Cycle time metrics for R&D semiconductor wafer fabrication. In Proceedings of the 1995 Advanced Semiconductor Manufacturing Conference and Workshop, 105--110. Piscataway, New Jersey: Institute of Electrical and Electronics Engineers.
[13]
Rose, O. 2002. Some issues of the critical ratio dispatch rule in semiconductor manufacturing. In Proceedings of the 2002 Winter Simulation Conference, ed. E. Yücesan, C.-H. Chen, J. L. Snowdon, and J. M. Charnes, 1401--1405. Piscataway, New Jersey: Institute of Electrical and Electronics Engineers.
[14]
Sha, D. Y., and S-Y. Hsu. 2004. The effects of rework on the shopfloor control in wafer fabrication. Journal of Manufacturing Technology Management, 15(2): 184--198.
[15]
Shiu, J., T-K. Hwang, Y-W. Huang, C-M. Tsai, W-M. Su, Y. Cheng, S-C. Chang, and C. C. Chien. 1996. FASE: a scheduling environment for semiconductor fabrication. In Proceedings of the Nineteenth IEEE/CPMT International Electronics Manufacturing Technology Symposium, 34--41.
[16]
Tullis, B., V. Mehrotra, and D. Zuanich. 1990. Successful modeling of a semiconductor R&D facility. International Semiconductor Manufacturing Science Symposium, 26--32.
[17]
Wein, L. M. 1988. Scheduling semiconductor wafer fabrication. IEEE Transactions on Semiconductor Manufacturing, 1(3): 115--130.
[18]
Wolfe, R. M. 2002. U. S. industry sustains R&D expenditures during 2001 despite decline in performers' aggregate sales. Available via http://www.nsf.gov/statistics/infbrief/nsf04301/ {accessed July 15, 2005}
  1. Analysis of production control methods for semiconductor research and development fabs using simulation

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    WSC '05: Proceedings of the 37th conference on Winter simulation
    December 2005
    2769 pages
    ISBN:0780395190

    Sponsors

    Publisher

    Winter Simulation Conference

    Publication History

    Published: 04 December 2005

    Check for updates

    Qualifiers

    • Article

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • 0
      Total Citations
    • 202
      Total Downloads
    • Downloads (Last 12 months)2
    • Downloads (Last 6 weeks)1
    Reflects downloads up to 05 Mar 2025

    Other Metrics

    Citations

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media