| Battery discharge aware energy feasibility analysis |
| Full text |
Pdf
(290 KB)
|
| Source
|
International Conference on Hardware Software Codesign
archive
Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
table of contents
Seoul, Korea
SESSION: Low power scheduling and estimation techniques
table of contents
Pages: 22 - 27
Year of Publication: 2006
ISBN:1-59593-370-0
|
|
Authors
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 2, Downloads (12 Months): 32, Citation Count: 0
|
|
|
ABSTRACT
It is observed that pulsed discharge currents allow to drain the battery with a higher specific power. Thus they improve the batteries durability and discharge performance. The question is how can the allowed discharge of a battery be modeled. Embedded real-time systems often rely on batteries. For these systems it is necessary to prove both, real-time feasibility and the constraint to not exceed the allowed discharge currents. This paper presents a unified approach for both objectives using the flexible model of event streams, because it allows both to model a complex allowed-discharge curve and the real-time requirements for complex task stimuli. We present the model and the calculation of the allowed and requested discharge curves. Together with the known event-stream based real-time feasibility analysis this allows a unified analysis of both aspects of the system. This work enables the modeling of complex discharge requirements of batteries for real-time systems.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
|
| |
2
|
|
| |
3
|
|
| |
4
|
|
| |
5
|
C.-F. Chiasserini and R. R. Rao. Energy efficient battery management. IEEE Journal on Selected Areas in Communications, 19(7), 7 2001.
|
| |
6
|
U. Devi. An improved schedulability test for uniprocessor periodic task systems. In Proceedings of the 15th Euromicro conference on Real-Time Systems, pages 23--30, 7 2003.
|
| |
7
|
K. Gresser. An event model for deadline verification of hard real-time systems. In Proceedings of the Fifth Euromicro Workshop on Real Time Systems, pages 118--123, 6 1993.
|
| |
8
|
T. Kuroda, T. Fujita, S. Mita, T. Nagamatsu, S. Yoshioka, K. Suzuki, F. Sano, M. Norishima, M. Murota, M. Kako, M. Kinugawa, M. Kakumu, and T. Sakurai. A 0.9-V, 150-MHz, 10-mw, 4 mm, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme. IEEE Journal of Solid-State Circuits, 31(11):1770--1779, 11 1996.
|
| |
9
|
|
| |
10
|
D. Linden and T. B. Reddy. Handbook of Batteries. McGraw-Hill, New York, 3 edition, 2002.
|
 |
11
|
|
 |
12
|
|
 |
13
|
Masayuki Miyazaki , Hiroyuki Mizuno , Koichiro Ishibashi, A delay distribution squeezing scheme with speed-adaptive threshold-voltage CMOS (SA-Vt CMOS) for low voltage LSIs, Proceedings of the 1998 international symposium on Low power electronics and design, p.48-53, August 10-12, 1998, Monterey, California, United States
[doi> 10.1145/280756.280779]
|
| |
14
|
|
| |
15
|
J. Seo, T. Kim, and J. Lee. Optimal intratask dynamic voltage-scaling technique and its practical extensions. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(1), 1 2006.
|
| |
16
|
L. Yuan and G. Qu. Analysis of energy reduction on dynamic voltage scaling-enabled systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(12), 12 2005.
|
|