Methods for power optimization in distributed embedded systems with real-time requirements

ABSTRACT

Dynamic voltagescaling and sleep state control have been shown to be extremely effective in reducing energy consumption in CMOS circuits. Though plenty of research papers have studied the application of these techniques in real-time embedded system design through intelligent task and/or voltage scheduling, most of these results are limited to relatively simple real-time application models. In this paper, a comprehensive real-time application model including periodic, sporadic and bursty tasks as well as distributed real-time constraints such as end-to-end delays is considered. Two methods are presented for reducing energy consumption while satisfying complex real-time constraints for this model. Experimental results show that the methods achieve significant energy savings without violating any deadlines.

REFERENCES

• 1: A. Andrei , M. Schmitz , P. Eles , Z. Peng , B. M. Al Hashimi, Simultaneous communication and processor voltage scaling for dynamic and leakage energy reduction in time-constrained systems, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.362-369, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382602]
• 2: ARM11 MPCore. http://www.arm.com/products/CPUs/ARM11MPCoreMultiprocessor.html.
• 3: Ricardo Bianchini , Ram Rajamony, Power and Energy Management for Server Systems, Computer, v.37 n.11, p.68-74, November 2004 [doi>10.1109/MC.2004.217]
• 4: S. Bleuler, M. Laumanns, L. Thiele, and E. Zitzler. PISA-a platform and programming language independent interface for search algorithms. http://www.tik.ee.ethz.ch/pisa/.
• 5: Jian-Jia Chen, Multiprocessor Energy-Efficient Scheduling for Real-Time Tasks with Different Power Characteristics, Proceedings of the 2005 International Conference on Parallel Processing (ICPP'05), p.13-20, June 14-17, 2005 [doi>10.1109/ICPP.2005.53]
• 6: David Duarte , Yuh-Fang Tsai , Narayanan Vijaykrishnan , Mary Jane Irwin, Evaluating Run-Time Techniques for Leakage Power Reduction, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.31, January 07-11, 2002
• 7: K. Gresser. An event model for deadline verification of hard real-time systems. In Proceedings 5th Euromicro Workshop on Real-Time Systems, pages 118--123, Oulu, Finland, 1993.
• 8: Flavius Gruian , Krzysztof Kuchcinski, LEneS: task scheduling for low-energy systems using variable supply voltage processors, Proceedings of the 2001 conference on Asia South Pacific design automation, p.449-455, January 2001, Yokohama, Japan [doi>10.1145/370155.370511]
• 9: Arne Hamann , Rolf Ernst, TDMA Time Slot and Turn Optimization with Evolutionary Search Techniques, Proceedings of the conference on Design, Automation and Test in Europe, p.312-317, March 07-11, 2005 [doi>10.1109/DATE.2005.299]
• 10: Arne Hamann , Marek Jersak , Kai Richter , Rolf Ernst, A framework for modular analysis and exploration of heterogeneous embedded systems, Real-Time Systems, v.33 n.1-3, p.101-137, July 2006 [doi>10.1007/s11241-006-6884-x]
• 11: R. Henia, A. Hamann, M. Jersak, R. Racu, K. Richter, and R. Ernst. System level performance analysis-the SymTA/S approach. IEE Proceedings Computers and Digital Techniques, 152(2):148--166, March 2005.
• 12: Jingcao Hu , Youngsoo Shin , Nagu Dhanwada , Radu Marculescu, Architecting voltage islands in core-based system-on-a-chip designs, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA [doi>10.1145/1013235.1013283]
• 13: W. Hwang. New trends in low power soc design technologies. IEEE SoC Conf., 2003.
• 14: M. Jersak. compositional Performance Analysis for Complex Embedded Applications. PhD thesis, Technical University of Braunschweig, 2004.
• 15: Mark C. Johnson , Dinesh Somasekhar , Lih-Yih Chiou , Kaushik Roy, Leakage control with efficient use of transistor stacks in single threshold CMOS, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.1, p.1-5, 2/1/2002 [doi>10.1109/92.988724 ]
• 16: David E. Lackey , Paul S. Zuchowski , Thomas R. Bednar , Douglas W. Stout , Scott W. Gould , John M. Cohn, Managing power and performance for System-on-Chip designs using Voltage Islands, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.195-202, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774601]
• 17: B. Mochocki. Desktop2handheld: the porting of an opengl application to opengl/es. http://www.nd.edu/¿bmochock/race/ComputerGraphicsFinal_Mochocki.pdf.
• 18: J. C. Palencia , M. González Harbour, Schedulability Analysis for Tasks with Static and Dynamic Offsets, Proceedings of the IEEE Real-Time Systems Symposium, p.26, December 02-04, 1998
• 19: Traian Pop , Petru Eles , Zebo Peng, Holistic scheduling and analysis of mixed time/event-triggered distributed embedded systems, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado [doi>10.1145/774789.774828]
• 20: Michael Powell , Se-Hyun Yang , Babak Falsafi , Kaushik Roy , T. N. Vijaykumar, Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories, Proceedings of the 2000 international symposium on Low power electronics and design, p.90-95, July 25-27, 2000, Rapallo, Italy [doi>10.1145/344166.344526]
• 21: Razvan Racu , Marek Jersak , Rolf Ernst, Applying Sensitivity Analysis in Real-Time Distributed Systems, Proceedings of the 11th IEEE Real Time on Embedded Technology and Applications Symposium, p.160-169, March 07-10, 2005 [doi>10.1109/RTAS.2005.10]
• 22: K. Richter. compositional Performance Analysis. PhD thesis, Technical University of Braunschweig, 2004.
• 23: M. T. Schmitz, B. M. Al-Hashimi, and P. Eles. Energy-efficient mapping and scheduling for dvs enabled distributed embedded systems. DATE, pages 321--330, 2002.
• 24: Dongkun Shin , Jihong Kim , Seongsoo Lee, Intra-Task Voltage Scheduling for Low-Energy, Hard Real-Time Applications, IEEE Design & Test, v.18 n.2, p.20-30, March 2001 [doi>10.1109/54.914596 ]
• 25: M. H. Sunwoo and S. Park. Real-time implementation of the vselp on a 16-bit dsp chip. IEEE Transactions on Consumer Electronics, 37(4):772--781, November 1991.
• 26: Emil Talpes , Diana Marculescu, Toward a multiple clock/voltage island design style for power-aware processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.5, p.591-603, May 2005 [doi>10.1109/TVLSI.2005.844305]
• 27: L. Thiele, S. Chakraborty, and M. Naedele. Real-time calculus for scheduling hard real-time systems. In Proceedings of the International Symposium on Circuits and Systems (ISCAS), Geneva, Switzerland, 2000.
• 28: Ken Tindell , John Clark, Holistic schedulability analysis for distributed hard real-time systems, Microprocessing and Microprogramming, v.40 n.2-3, p.117-134, April 1994 [doi>10.1016/0165-6074(94)90080-9]
• 29: Le Yan , Jiong Luo , Niraj K. Jha, Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Heterogeneous Distributed Real-time Embedded Systems, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.30, November 09-13, 2003 [doi>10.1109/ICCAD.2003.50]
• 30: Yumin Zhang , Xiaobo Sharon Hu , Danny Z. Chen, Task scheduling and voltage selection for energy minimization, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.513966]
• 31: D. Zhou, N. AbouGhazaleh, D. Mosse, and R. Melhem. Power aware scheduling for and/or graphs in multi-processor real-time systems. ICPP, pages 593--601, 2002.
• 32: E. Zitzler, M. Laumanns, and L. Thiele. SPEA2: Improving the Strength Pareto Evolutionary Algorithm for multiobjective optimization. In Proc. Evolutionary Methods for Design, Optimisation, and Control, pages 95--100, Barcelona, Spain, 2002.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Real-time and embedded systems

Additional Classification:
  C. Computer Systems Organization
  C.4 PERFORMANCE OF SYSTEMS
      Subjects: Modeling techniques; Performance attributes; Reliability, availability, and serviceability

General Terms:
Design, Performance, Reliability, Verification

Keywords:
SymTA/S, dynamic voltage scaling, evolutionary algorithms, power optimization, real-time systems, sensitivity analysis, timing analysis