ACM Home Page
Please provide us with feedback. Feedback
Re-inventing the x86 architecture: quad-core and beyond
Full text HtmlHtml (2 KB)
Source Conference on High Performance Networking and Computing archive
Proceedings of the 2006 ACM/IEEE conference on Supercomputing table of contents
Tampa, Florida
SESSION: Masterworks table of contents
Article No. 65  
Year of Publication: 2006
ISBN:0-7695-2700-0
Author
Sponsors
IEEE : Institute of Electrical and Electronics Engineers
ACM: Association for Computing Machinery
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 3,   Downloads (12 Months): 35,   Citation Count: 0
Additional Information:

abstract   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
Save this Article to a Binder    Display Formats: BibTex  EndNote ACM Ref   
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1188455.1188523
What is a DOI?

ABSTRACT

x86 technology has become the standard processor building block of high performance computing. With each new generation of x86, significant performance improvements have occurred. In the past, frequency was the key to this increasing performance. Today, it is a combination of systems architecture and multi-core support. As a result, the bandwidth and latency of both the chip level interconnect and memory have become the keys to increasing chip level performance. Mr. Oehler will discuss both the challenges and solutions in maximizing chip level interconnect and memory efficiencies, citing examples from AMD's development and advancement of the Direct Connect Architecture and integrated memory controller. He will specifically highlight the details associated with the development of next-generation quad-core processors, including the substantial evolution of the Direct Connect high-speed I/O infrastructure and memory access structures. As the number of cores continue to increase, the challenges and possible future solutions will also be discussed.