A routing fabric for monolithically stacked 3D-FPGA

ABSTRACT

A previous study on the benefits of monolithically stacked 3D-FPGA has estimated a 3.2x improvement in logic density, a 1.7x improvement in delay, and a 1.7x improvement in dynamic power consumption over a baseline 2D-FPGA with no change in architecture. This paper describes a new routing fabric and shows that a 3D-FPGA using this fabric can achieve a 3.3x improvement in logic density, a 2.35x improvement in delay, and a 2.82x improvement in dynamic power consumption over the same baseline 2D-FPGA. The additional improvements in delay and power consumption are achieved by reducing net loading in several ways: (i) Only Single and Double interconnect segments are used. This reduces the total interconnect length used to implement each net. (ii) The routing fabric is hierarchical. Each logic block's inputs and outputs connect first to local segments. These segments can be then programmably connected to local segments in neighboring routing blocks via programmable buffers and/or to interconnect segments in routing channels via muxes with buffered outputs. (iii) Interconnect segments can be directly connected to form longer segments using programmable buffers without going through routing blocks. (iv) The routing block provides switching capability beyond that of a conventional switch box. A 3D-FPGA using this new routing fabric can be realized by stacking two configuration memory layers and a switch layer on top of a standard CMOS layer with a total of 12 metal layers interspersed between them. A CAD flow based on VPR with appropriate modifications to the routing graph generation and routing algorithm is developed and used in the performance analysis.

References

1. A. R. Joshi and K. C. Saraswat, "Nickel induced crystallization of a-Si gate electrode at 500C and MOS capacitor reliability," IEEE Trans. Electron Devices, vol. 50, pp. 1058--1062, April 2003.
2. S. M. Jung, J. Jang, W. Cho, J. Moon, K. Kwak, B. Choi, B. Hwang, H. Lim, J. Jeong, J. Kim, and K. Kim, "The revolutionary and truly 3-dimensional 25F2 SRAM cell technology with the smallest S3 (Stacked Single-crystal Si) cell, 0.16um2, and SSTFT(Stacked Single-crystal Thin Film Transistor) for ultra high density SRAM," in technical digest of 2004 VLSI technology symposium, pp. 228--229, 2004.
3. M. Lin, A. El Gamal, Y.-C. Lu, and S. Wong, "Performance benefits of monolithically stacked 3D-FPGA," in Proceedings of the 2006 ACM/SIGDA Tenth International Symposium on Field-Programmable Gate Arrays, pp. 113--122, 2006.
4. V. Betz, J. Rose, and A. Marquardt, eds., Architecture and CAD for Deep-Submicron FPGAs. Norwell, MA, USA: Kluwer Academic Publishers, 1999.
5. G. Lemieux and D. Lewis, "Circuit design of routing switches," in Proceedings of the 2002 ACM/SIGDA Tenth International Symposium on Field-Programmable Gate Arrays, pp. 19--28, 2002.
6. V. George, Low Energy Field-Programmable Gate Array. PhD thesis, UC Berkeley, 2000.
7. M. Hutton, V. Chan, P. Kazarian, V. Maruri, T. Ngai, J. Park, R. Patel, B. Pedersen, J. Schleicher, and S. Shumarayev, "Interconnect enhancements for a high-speed PLD architecture," in Proceedings of the 2002 ACM/SIGDA tenth international symposium on FPGA, pp. 3--10, 2002.
8. D. Lewis, E. Ahmed, G. Baeckler, V. Betz, M. Bourgeault, D. Cashman, D. Galloway, M. Hutton, C. Lane, A. Lee, P. Leventis, S. Marquardt, C. McClintock, K. Padalia, B. Pedersen, G. Powell, B. Ratchev, S. Reddy, J. Schleicher, K. Stevens, R. Yuan, R. Cli, and J. Rose, "The stratix II logic and routing architecture," in Proceedings of the 2005 ACM/SIGDA tenth international symposium on FPGA, pp. 14--20, 2005.
9. V. Betz and J. Rose, "Directional bias and non-uniformity in FPGA global routing architectures," in Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, pp. 652--659, 1997.
10. C. Ebeling, L. McMurchie, S. Hauck, and S. Burns, "Placement and routing tools for the triptych fpga," IEEE Trans. Very Large Scale Integr. Syst., vol. 3, no. 4, pp. 473--482, 1995.
11. L. Shang, A. S. Kaviani, and K. Bathala, "Dynamic power consumption in Virtex-II FPGA family," in Proceedings of the 2002 ACM/SIGDA Tenth International Symposium on Field-Programmable Gate Arrays, pp. 157--164, 2002.
12. F. Li, D. Chen, L. He, and J. Cong, "Architecture analysis and automation: Architecture evaluation for power-efficient FPGAs," in Proceedings of the 2003 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, 2003.
13. D. Liu and C. Svensson, "Power consumption estimation in CMOS VLSI chips," IEEE Journal of Solid-State Circuits, vol. 29, no. 6, pp. 663--670, 1994.
14. E. Friedman, "Clock distribution design in VLSI circuits - an overview," in Proceedings of IEEE International Symposium on Circuits and Systems, pp. 1475--1478, May 1993.

Index Terms

• Hardware

  • Emerging technologies

  • Very large scale integration design