Applying parallel, dynamic-resolution simulations to accelerate VLSI power estimation
Abstract
High resolution models of logic circuits need to be used in simulations to accurately track logic transitions or glitches, which contribute to the most dominant portion of VLSI power dissipated. Unfortunately, simulating large, high resolution models is a time consuming task. Although more abstract models that simulate faster can be used, they are less accurate as details of glitching activity are absent. This study proposes an alternatively approach that dynamically (i.e., during simulation) changes the resolution of a model to strike a better balance between accuracy and performance. Simulation-time resolution changes are performed using a novel methodology called Dynamic Component Substitution (DCS). This paper presents the issues involved in applying DCS to accelerate parallel power simulations of digital logic circuits. The experiments indicate that the proposed strategy can increase performance by 3x with negligible deviations in power estimates but consuming about 2x more memory.
References
[1]
Chinosi, M., R. Zafalon, and C. Guardiani. 1999, June. Parallel mixed-level power simulation based on spatiotemporal circuit partitioning. In Proceedings of the 36th ACM/IEEE conference on Design Automation Conference (DAC'99), 562--567.]]
[2]
Deng, A. 1994, April. Power analysis for cmos/bicmos circuits. In 1994 International Workshop on Low Power Design, 3--8.]]
[3]
Landman, P. E. 1994. Low-power architectural design methodologies. Ph.D. thesis, University of California at Berkely.]]
[4]
Lee, K. S., and P. A. Fishwick. 1996, December. Dynamic model abstraction. In Proceedings of the 1996 Winter Simulation Conference, 764--771.]]
[5]
Li, H., S. Katkoori, and W.-K. Mak. 2004. Power minimization algorithms for lut-based fpga technology mapping. ACM Trans. Des. Autom. Electron. Syst. 9 (1): 33--51.]]
[6]
Nagel, L. W. 1975. Spice2: A computer program to simulate semiconductor circuits. Technical report, University of California at Berkeley. Technical Report ERL-M520.]]
[7]
Natrajan, A., P. F. Reynolds, and S. Srinivasan. 1997, June. MRE: A flexible approach to multi-resolution modeling. In Proceedings of the 11th Workshop on Parallel and Distributed Simulation (PADS'97), 156--163.]]
[8]
Navabi, Z. 1995. Exemplar synthesizable pasic controller model. (available online).]]
[9]
Patterson, D. A., and J. L. Hennessy. 2005. Computer organization and design: The hardware / software interface. 3 ed. San Francisco, CA 94111: Elsevier Inc.]]
[10]
Radhakrishnan, R., D. E. Martin, M. Chetlur, D. M. Rao, and P. A. Wilsey. 1998, December, An Object-Oriented Time Warp Simulation Kernel. In Proceedings of the International Symposium on Computing in Object-Oriented Parallel Environments (ISCOPE'98), ed. D. Caromel, R. R. Oldehoeft, and M. Tholburn, Volume LNCS 1505, 13--23. Springer-Verlag.]]
[11]
Rao, D. M. 2003. Study of dynamic component substitution. Ph.D. thesis, University of Cincinnati.]]
[12]
Rao, D. M., V. Chernyakhovsky, and P. A. Wilsey. 2000, January. WESE: A Web-based Environment for Systems Engineering. In 2000 International Conference On Web-Based Modelling & Simulation (WebSim' 2000). Society for Computer Simulation.]]
[13]
Rao, D. M., and P. A. Wilsey. 2000, December. Dynamic component substitution in web-based simulation. In Proceedings of the 2000 Winter Simulation Conference (WSC'2000). Society for Computer Simulation.]]
[14]
Rao, D. M., P. A. Wilsey, and H. W. Carter. 2001, April. Optimizing costs of web-based modeling and simulation. In Proceedings of the First International Workshop on Internet Computing and E-Commerce (ICEC'01). IPDPS.]]
[15]
Vanoostende, P., P. Six, J. Vandewalle, and H. J. DeMan. 1993, January. Estimation of typical power of synchronous cmos circuits using a hierarchy of simulators. IEEE journal on Solid-State Circuits 28 (1): 26--39.]]
- Applying parallel, dynamic-resolution simulations to accelerate VLSI power estimation
Recommendations
High-level area and power estimation for VLSI circuits
ICCAD '97: Proceedings of the 1997 IEEE/ACM international conference on Computer-aided designThis paper addresses the problem of computing the area complexity of a multi-output combinational logic circuit, given only its functional description, i.e., Boolean equations, where area complexity is measured in terms of the number of gates required ...
Standby and dynamic power minimization using enhanced hybrid power gating structure for deep-submicron CMOS VLSI
Scaling down of CMOS Technology reduces supply voltage which helps evade device botch caused by high electric fields in the conducting channel under the gate and gate oxide. Voltage scaling lessens circuit power consumption but increases delay of logic ...
Power minimization for dynamic PLAs
Dynamic programmable logic arrays (PLAs) which are built of the NOR-NOR structure, have been very popular in high performance design because of their high-speed and predictable routing delay. However, the NOR-NOR structure incurs high switching activity ...
Comments
Information & Contributors
Information
Published In
December 2006
2429 pages
ISBN:1424405017
- Editors:
- L. Felipe Perrone,
- Barry G. Lawson,
- Jason Liu,
- Frederick P. Wieland,
- General Chair:
- David Nicol,
- Program Chair:
- Richard Fujimoto
Sponsors
- IIE: Institute of Industrial Engineers
- ASA: American Statistical Association
- IEICE ESS: Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society
- IEEE-CS\DATC: The IEEE Computer Society
- SIGSIM: ACM Special Interest Group on Simulation and Modeling
- NIST: National Institute of Standards and Technology
- (SCS): The Society for Modeling and Simulation International
- INFORMS-CS: Institute for Operations Research and the Management Sciences-College on Simulation
Publisher
Winter Simulation Conference
Publication History
Published: 03 December 2006
Check for updates
Qualifiers
- Article
Conference
WSC06
Sponsor:
- IIE
- ASA
- IEICE ESS
- IEEE-CS\DATC
- SIGSIM
- NIST
- (SCS)
- INFORMS-CS
Acceptance Rates
WSC '06 Paper Acceptance Rate 177 of 252 submissions, 70%;
Overall Acceptance Rate 3,413 of 5,075 submissions, 67%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 114Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 07 Mar 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in