skip to main content
10.5555/1218112.1218455acmconferencesArticle/Chapter ViewAbstractPublication PageswscConference Proceedingsconference-collections
Article

Simulation-based scheduling of parallel wire-bonders with limited clamp&paddles

Published: 03 December 2006 Publication History

Abstract

We present a scheduling procedure for the wire-bonding operation of a semiconductor assembly facility. The wire-bonding operation typically consists of a large number of unrelated parallel machines and is typically one of the bottlenecks in an assembly facility. The scheduling procedure is able to handle setup times, limited fixtures (clamp&paddles) and non-zero machine ready-times (initial work in progress). It is based on a simulator that generates a schedule and a Simulated Annealing approach to optimize the schedule. Some preliminary results from an implementation in a large assembly facility are given.

References

[1]
Lee, Y. H., and M. Pinedo. 1997. Scheduling jobs on parallel machines with sequence-dependent setup times. European Journal of Operational Research 100:464--474.
[2]
Luu, D. T., E. L. Bohez, and A. Techanitisawad. 2002. A hybrid genetic algorithm for the batch sequencing problem on identical parallel machines. Production Planning & Control 13 (3): 243--252.
[3]
Meyr, H. 2002. Simultaneous lotsizing and scheduling on parallel machines. European Journal of Operational Research 139 (2): 277--292.
[4]
Michalewicz, Z., and D. B. Fogel. 2004. How to solve it: Modern heuristics. 2nd ed. Berlin: Springer.
[5]
Potoradi, J., O. S. Boon, S. J. Mason, J. W. Fowler, and E. M. Pfund. 2002. Using simulation-based scheduling to maximize demand fulfillment in a semiconductor assembly facility. In Proceedings of the 2002 Winter Simulation Conference, ed. E. Yücesan, C.-H. Chen, J. L. Snowdon, and J. M. Charnes, 1857--1861.
[6]
Quadt, D. 2005. Scheduling a semiconductor back-end: From theory to practice. In Proceedings of the 3rd International Conference on Modeling and Analysis of Semiconductor Manufacturing, ed. P. Lendermann, J. Fowler, and A. K. Gupta, 194--200: Singapore Institure of Manufacturing Technology (SIMTech), ISBN 981-05-4194-5, Singapore.
[7]
Quadt, D., and H. Kuhn. 2003. Production planning in semiconductor assembly. In Proceedings of the Fourth Aegean International Conference on Analysis of Manufacturing Systems, ed. C. T. Papadopoulos, 181--189: University of the Aegean, Samos Island, Greece.
[8]
Quadt, D., and H. Kuhn. 2006. Batch scheduling of jobs with identical process times on flexible flow lines. International Journal of Production Economics. Forthcoming.
[9]
Reeves, C. R. 1995. Modern heuristic techniques for combinatorial problems. London: McGraw-Hill.
[10]
Tovia, F., S. J. Mason, and B. Ramasami. 2004. A scheduling heuristic for maximizing wirebonder throughput. IEEE Transactions on Electronics Packaging Manufacturing 27 (2): 145--150.
[11]
Yin, X.-F., T.-J. Chua, F.-Y. Wang, M.-W. Liu, T.-X. Cai, W.-J. Yan, C.-S. Chong, J.-P. Zhu, and M.-Y. Lam. 2004. A rule-based heuristic finite capacity scheduling system for semiconductor backend assembly. International Journal of Computer Integrated Manufacturing 17 (8): 733--749.

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
WSC '06: Proceedings of the 38th conference on Winter simulation
December 2006
2429 pages
ISBN:1424405017

Sponsors

  • IIE: Institute of Industrial Engineers
  • ASA: American Statistical Association
  • IEICE ESS: Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society
  • IEEE-CS\DATC: The IEEE Computer Society
  • SIGSIM: ACM Special Interest Group on Simulation and Modeling
  • NIST: National Institute of Standards and Technology
  • (SCS): The Society for Modeling and Simulation International
  • INFORMS-CS: Institute for Operations Research and the Management Sciences-College on Simulation

Publisher

Winter Simulation Conference

Publication History

Published: 03 December 2006

Check for updates

Qualifiers

  • Article

Conference

WSC06
Sponsor:
  • IIE
  • ASA
  • IEICE ESS
  • IEEE-CS\DATC
  • SIGSIM
  • NIST
  • (SCS)
  • INFORMS-CS
WSC06: Winter Simulation Conference 2006
December 3 - 6, 2006
California, Monterey

Acceptance Rates

WSC '06 Paper Acceptance Rate 177 of 252 submissions, 70%;
Overall Acceptance Rate 3,413 of 5,075 submissions, 67%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 85
    Total Downloads
  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 07 Mar 2025

Other Metrics

Citations

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media