Cited By
View all- K PM DKumar K PC KK D(2024)Optimizing Multiplier Performance with Advanced PTL-Based AND Gate and Efficient Full Adder Design2024 International Conference on Smart Systems for Electrical, Electronics, Communication and Computer Engineering (ICSSEECC)10.1109/ICSSEECC61126.2024.10649451(295-300)Online publication date: 28-Jun-2024
- Rafiee MPesaran FSadeghi AShiri N(2021)An efficient multiplier by pass transistor logic partial product and a modified hybrid full adder for image processing applicationsMicroelectronics Journal10.1016/j.mejo.2021.105287118:COnline publication date: 1-Dec-2021
- O'Connor MSwartzlander E(2015)Exploiting asymmetry in Booth-encoded multipliers for reduced energy multiplication2015 49th Asilomar Conference on Signals, Systems and Computers10.1109/ACSSC.2015.7421228(722-726)Online publication date: Nov-2015
- Show More Cited By