Area efficient loop filter design for charge pump phase locked loop
Abstract
References
Index Terms
- Area efficient loop filter design for charge pump phase locked loop
Recommendations
Current-mode phase-locked loop with constant-Q active inductor CCO and active transformer loop filter
This paper presents a current-mode phase-locked loop (PLL) with a constant- Q CMOS active inductor current-controlled oscillator (CCO) and a CMOS current-mode active-transformer loop filter. The constant- Q active inductor provides a large and swing-...
A fast-settling charge-pump PLL with constant loop bandwidth
A fully integrated fast-settling Fractional-N phase-locked loop (PLL) is presented. Based on the $$\Delta \varSigma$$ΔΣ modulator and I/Q generator architectures, the frequency synthesizer covers a frequency range of 130 MHz-1 GHz with a 3-KHz channel ...
A phase-locked loop of the resistance and capacitance scaling scheme with multiple charge pumps
In this paper, a novel phase-locked loop (PLL) architecture with multiple charge pumps, which is used to design a fast-locking PLL and a low-phase-noise PLL, is proposed. The effective capacitance and resistance of the loop filter in terms of voltage is ...
Comments
Information & Contributors
Information
Published In
- General Chairs:
- Hai Zhou,
- Enrico Macii,
- Program Chairs:
- Zhiyuan Yan,
- Yehia Massoud
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Author Tag
Qualifiers
- Article
Conference
Acceptance Rates
Upcoming Conference
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 457Total Downloads
- Downloads (Last 12 months)3
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in