Design and realization of a fault-tolerant 90nm CMOS cryptographic engine capable of performing under massive defect density
Abstract
References
Index Terms
- Design and realization of a fault-tolerant 90nm CMOS cryptographic engine capable of performing under massive defect density
Recommendations
A 90nm CMOS cryptographic core with improved fault-tolerance in presence of massive defect density
Nano-Net '07: Proceedings of the 2nd international conference on Nano-NetworksThis paper presents the development methodology, circuit realization and measurement of a cryptographic core intended to operate reliably in the presence of massive defect density. A circuit-level voter based on averaging and thresholding has been ...
Design and CAD Challenges in sub-90nm CMOS Technologies
ICCAD '03: Proceedings of the 2003 IEEE/ACM international conference on Computer-aided designThis paper discusses design challenges of scaled CMOS circuits insub-90nm technologies for high-performance digital applications.To continue scaling of the CMOS devices deep into sub-90nm tech-nologies,fully depleted SOI, strained-Si on SiGe, FinFETs ...
Comments
Information & Contributors
Information
Published In
- General Chairs:
- Hai Zhou,
- Enrico Macii,
- Program Chairs:
- Zhiyuan Yan,
- Yehia Massoud
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Author Tags
Qualifiers
- Article
Conference
Acceptance Rates
Upcoming Conference
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 170Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in