Structured and tuned array generation (STAG) for high-performance random logic
Abstract
References
Index Terms
- Structured and tuned array generation (STAG) for high-performance random logic
Recommendations
Cellular Logic Array for High-Speed Signed Binary Number Multiplication
A new high-speed cellular logic array for multiplication of signed binary numbers is described. It uses a four-bit arithmetic logic unit MC10181 to achieve high speed and to reduce the number of interconnections. A multiplication algorithm which ...
Design Automation Methodology from RTL to Gate-level Netlist and Schematic for RSFQ Logic Circuits
GLSVLSI '20: Proceedings of the 2020 on Great Lakes Symposium on VLSIThe superconducting rapid single flux quantum (RSFQ) logic circuit has the characteristics of high speed and low power consumption, making it an attractive candidate for future supercomputers. However, computer-aided design (CAD) tools for CMOS cannot ...
High-speed dynamic programmable logic array chip
This paper describes the circuit design of a programmable logic array chip using four-phase dynamic circuits, operating at a nominal cycle time of 230 nanoseconds. Bootstrap circuit techniques are used to obtain high function and performance by ...
Comments
Information & Contributors
Information
Published In
- General Chairs:
- Hai Zhou,
- Enrico Macii,
- Program Chairs:
- Zhiyuan Yan,
- Yehia Massoud
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Author Tags
Qualifiers
- Article
Conference
Acceptance Rates
Upcoming Conference
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 125Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in