Frank Sill
ABSTRACT
Leakage power dissipation is one of the most critical factors for the overall current dissipation and future designs. However, design techniques for the reduction of leakage power should not decrease design performance. Therefore, an enhanced Dual Vth/Dual Tox CMOS ap-proach is presented which applies mixed gates consisting of different transistor types. The paper introduces the new and fundamental idea of different gate types before the various possible configurations are analyzed. This is followed by extraction and exploration of design rules and recommendations. Simulations of modified ISCAS'85 designs show an average leakage reduction of 60% at constant performance compared to raw designs. This corresponds to an additional reduction of 20% compared to previous Dual Vth/Dual Tox CMOS approaches.
- Kim, N.S., et. al.: Leakage Current: Moore's Law Meets Static Power, IEEE Computer, p. 68, no. 12, 2003. Google Scholar
Digital Library
- Anis, M., and Elmasry, M. in Multi-Threshold CMOS Digital Circuits, Kluwer Academic Publishers (2003).Google ScholarCross Ref
- Tsai, Y., et. al.: Characterization & modeling of run-time techniques for leakage reduction. Tr. VLSI Syst. vol. 12, 2004. Google ScholarDigital Library
- Yuan, L. and Qu, G.: Enhanced leakage reduction Technique by gate replacement. 42nd DAC, San Diego, 2005. Google ScholarDigital Library
- Maken, P.: et. al.: A Voltage Reduction Technique for Digital Systems, ISSCC, 1990.Google Scholar
- Sundararajan, V. and Parhi, K.: Low Power Synthesis of Dual Vth CMOS VLSI Circuits, ISPLPED, 1999. Google ScholarDigital Library
- Sultania, A.K., Sylvester, D., Sapatnekar, S.: Transistor and Pin Reordering for Gate Oxide Leakage Reduction in Dual Tox Circuits, 22nd ICCD, San Jose, USA, 2004. Google ScholarDigital Library
- Wei, L., et. al.: Mixed-Vth (MVT) CMOS Circuit Design Methodology for Low Power Applications, 36th DAC, 1999. Google ScholarDigital Library
- Sakurai, T. and Newton, R.: Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas, IEEE JSSC, 25 (2), Apr. 1990.Google Scholar
- Hu, S., et. al.: Berkeley short channel IGFET model, Dpt. of EECS, University of California, Berkeley, 2005.Google Scholar
- Mukhopadhyay, S. and Roy, K.: Modelling and Estimation of Total Leakage Current in Nanoscaled CMOS Devices Con-sidering the Effect of Parameter Variation, ISLPED'03, Seoul, Korea, 2003. Google ScholarDigital Library
- Schuegraf, K. and Hu C. Hole injection SiO break down model for very low voltage life time extrapolation, IEEE Trans. Electron. Devices, vol.41, pp. 761--767, 1994.Google ScholarCross Ref
- Cao, Y., et. al.: New paradigm of predictive MOSFET and interconnect modeling for early circuit design, CICC, 2000.Google Scholar
- No reference due to blind review.Google Scholar
- Bisdounis, L., et. al.: Modeling the dynamic behavior of series-connected MOSFETs for delay analysis of multiple-input CMOS gates, ISCAS, USA, 1998.Google Scholar
- Hansen, M., Yalcin, H., Hayes, J. P. Unveiling the ISCAS-85 Benchmarks: A Case Study in Reverse Engineering, IEEE D&T, vol. 16, no. 3, pp. 72--80, July-Sept. 1999. Google ScholarDigital Library
- Lee, D., Kwong, W., Blaauw, D., and Sylvester, D. Analysis and minimization techniques for total leakage considering gate oxide leakage, 40th DAC, Anaheim, USA, 2003. Google ScholarDigital Library
Index Terms
- Design of mixed gates for leakage reduction
Recommendations
Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation
ISLPED '03: Proceedings of the 2003 international symposium on Low power electronics and designIn this paper we have developed analytical models to estimate the mean and the standard deviation in the gate, the subthreshold, the reverse biased source/drain junction band-to-band-tunneling (BTBT) and the total leakage in scaled CMOS devices ...
Total leakage power optimization with improved mixed gates
SBCCI '05: Proceedings of the 18th annual symposium on Integrated circuits and system designGate oxide tunneling current Igate and sub-threshold current Isub dominate the leakage of designs. The latter depends on threshold voltage Vth while Igate vary with the thickness of gate oxide layer Tox. In this paper, we propose a new method that ...
Total ionizing dose hardness analysis of transistors in commercial 180 nm CMOS technology
AbstractThe very large scale integrated (VLSI) circuits become susceptible to soft errors mainly due to exposure to harsh environmental conditions. In this paper, the analysis of total ionizing dose (TID) effects on single gate NMOS, enclosed ...
Comments