skip to main content
10.1145/1228784.1228871acmconferencesArticle/Chapter ViewAbstractPublication PagesglsvlsiConference Proceedingsconference-collections
Article

Complexity-constrainted partitioning of sequential programs for efficient behavioral synthesis

Published: 11 March 2007 Publication History

Abstract

This paper proposes a behavioral level partitioning method for efficient behavioral synthesis from a large sequential program consisting of a set of functions. Our method optimally determines functions to be inlined into the main module and ones to be synthesized into sub modules in such a way that the overall datapath is minimized while the complexity of individual modules is lower than a certain level. The partitioning problem is formulated as an integer programming problem. Experimental results show the effectiveness of the proposed method.

References

[1]
D. D. Gajski, N. D. Dutt, A. C.-H. Wu, and S. Y.-L. Lin, High-Level Synthesis: Introduction to Chip and System Design, Kluwer Academic Publishers, 1992.
[2]
F. Vahid, "Partitioning Sequential Programs for CAD Using a Three-Step Approach," ACM TODAES, vol. 7, no. 3, July 2002.
[3]
S. Gupta, R. K. Gupta, N. D. Dutt, and A. Nicolau, "Coordinated Parallelizing Compiler Optimizations and High-Level Synthesis," ACM TODAES, vol. 9, no. 4, Oct. 2004.
[4]
M. Nishimura, K. Nishiguchi, N. Ishiura, H. Kanbara, H. Tomiyama, Y. Takatsukasa, and M. Kotani, "High-Level Synthesis of Variable Accesses and Function Calls in Software Compatible Hardware Synthesizer CCAP," SASIMI, 2006.
[5]
Y. Hara, H. Tomiyama, S. Honda, H. Takada, "Function Call Optimization in Behavioral Synthesis," DSD 2006, Apr. 2006.
[6]
F. Vahid, "Procedure Cloning: A Transformation for Improved System-Level Functional Partitioning," ACM TODAES, vol. 4, no. 1, Jan. 1999.
[7]
F. Vahid, "Techniques for Minimizing and Balancing I/O during Functional Partitioning," IEEE Trans. CAD, vol. 18, no. 1, Jan. 1999.
[8]
G. R. Gupta, M. Gupta, P. R. Panda, "Rapid Estimation of Control Delay from High-Level Specifications", DAC, 2006.
[9]
Y Explorations, Inc., http://www.yxi.com/.
[10]
Xilinx, http://www.xilinx.com/.

Cited By

View all
  • (2008)CHStone: A benchmark program suite for practical C-based high-level synthesis2008 IEEE International Symposium on Circuits and Systems10.1109/ISCAS.2008.4541637(1192-1195)Online publication date: May-2008

Index Terms

  1. Complexity-constrainted partitioning of sequential programs for efficient behavioral synthesis

      Recommendations

      Comments

      Information & Contributors

      Information

      Published In

      cover image ACM Conferences
      GLSVLSI '07: Proceedings of the 17th ACM Great Lakes symposium on VLSI
      March 2007
      626 pages
      ISBN:9781595936059
      DOI:10.1145/1228784
      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Sponsors

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      Published: 11 March 2007

      Permissions

      Request permissions for this article.

      Check for updates

      Author Tags

      1. behavioral synthesis
      2. function calls
      3. integer programming problem

      Qualifiers

      • Article

      Conference

      GLSVLSI07
      Sponsor:
      GLSVLSI07: Great Lakes Symposium on VLSI 2007
      March 11 - 13, 2007
      Stresa-Lago Maggiore, Italy

      Acceptance Rates

      Overall Acceptance Rate 312 of 1,156 submissions, 27%

      Upcoming Conference

      GLSVLSI '25
      Great Lakes Symposium on VLSI 2025
      June 30 - July 2, 2025
      New Orleans , LA , USA

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • Downloads (Last 12 months)1
      • Downloads (Last 6 weeks)0
      Reflects downloads up to 27 Jan 2025

      Other Metrics

      Citations

      Cited By

      View all
      • (2008)CHStone: A benchmark program suite for practical C-based high-level synthesis2008 IEEE International Symposium on Circuits and Systems10.1109/ISCAS.2008.4541637(1192-1195)Online publication date: May-2008

      View Options

      Login options

      View options

      PDF

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      Figures

      Tables

      Media

      Share

      Share

      Share this Publication link

      Share on social media