Cited By
View all- Balasubramanian RGangadhar VGuo ZHo CJoseph CMenon JDrumond MPaul RPrasad SValathol PSankaralingam K(2015)Enabling GPGPU Low-Level Hardware Explorations with MIAOWACM Transactions on Architecture and Code Optimization10.1145/276490812:2(21:1-21:25)Online publication date: 24-Jun-2015
- Balston KHu AWilton SNahir A(2012)Emulation in post-silicon validation: It's not just for functionality anymore2012 IEEE International High Level Design Validation and Test Workshop (HLDVT)10.1109/HLDVT.2012.6418252(110-117)Online publication date: Nov-2012
- Nomura SSankaralingam KSankaralingam1 R(2010)A fast and highly accurate path delay emulation framework for logic-emulation of timing speculation2010 IEEE International Test Conference10.1109/TEST.2010.5699267(1-10)Online publication date: Nov-2010
- Show More Cited By